# tprof on NetBSD

Masanobu SAITOH (<u>msaitoh@n.o</u>) Ryo SHIMIZU (ryo@n.o)

#### Who are we?

- We are working for IIJ to develop NetBSD based routers.
- The number of NetBSD developers in our team is 8.

pmc and tprof

- NetBSD had two different performance counter interfaces and commands.
- pmc(1)
  - Monitor PMCs.
  - Simple.
  - Specific to x86
- tprof(8) and tpfmt(1)
  - See the next page

## What's tprof?

- Sampling based profiler
  - Each time a performance counter overflows, the value of the PC at that time is recorded.
- Inspired by IBM AIX's tprof?
- History on NetBSD:
  - First written by YAMAMOTO Takashi in 2008 (NetBSD 5.0).
    - global\_power\_events is used for the sampling event and can't be changed to other event. It's hardcoded in the backend.
    - x86 only
  - Revamped by Maxime Villard in 2018 (NetBSD 9.0).
    - It allows users to choose which event to count.
    - Generic(MI) PMC interface is implemented.
    - And then, Jared McNeill wrote the code for ARM.

## Removal of pmc(1) stuff

- problem
  - pmc(1) had not been maintained for years.
  - The code is duplicated between pmc(1) stuff and tprof stuff. Not shared at all. There are two different kernel interfaces.
  - tprof(8) can use only one performance counter. Supporting multiple counters is in the TODO list.
- So, pmc(1) stuff was removed. NetBSD 9.0 had no pmc(1).

#### At that time

- We were using pmc(1) at that time.
- We were not using tprof at that time.
- We thought
  - if tprof functionality includes pmc functionality, then removing pmc is OK.
- We did not oppose the proposal to remove pmc(1) stuff.
- Another reason why NetBSD developers working for IIJ didn't oppose the proposal is that our routers are based on netbsd-8 or prior.

## Problems

- We, out team, develop new functionality and improvement on NetBSD-current first and then backport them to netbsd-8.
- Sometimes we used pmc(1) to see some performance counters.
- tprof(8) can use only one counter.
  - It's important to monitor more than one counter at a time.
  - For example, we cant' calculate the last level cache's hit ratio from IIc-references and IIc-misses.
- NetBSD-current has no pmc(1) anymore.

## What's new in NetBSD 10.0's tprof?

- Support multiple counters at once.
- Subcommands:
  - list
  - monitor
  - analyze
  - count (<- new)
    - does not do any profiling, only outputs counters every interval.
  - top (<- new)
    - displays profiling results in real-time.
- (It's not as feature-rich as FreeBSD's pmcstat or Linux's perf…)

#### Demo

Event co LsNotHal IcFw32 IcFw32M: IcFetch3	iss	delta) CPU0 ( 1433916734 336994 332596475 10042 2547456 1283 999752115 20466	962 21 188	CPU 142810 163697 288227 706481	4 582 3 165 0 2	CPU3 811758 606079 467084 169294	1575 463	CPU4 502470 395046 546675 309621	769 57	CPU5 7816 5788 1201 7209	C 33857 8543 149 19400	551 410	CP 81339 6407 14 38474	07 10 33 1 04	CPL 296527 1992242 27629 1860193	17 42 25 9 2	CPU9 2487647 3537125 157703 3591222	7 311 5 36 3	CPU10 20175 59197 47912 13129	CPU11 80187519 16120062 301985 40930098	CPL 127915 10605 133 52913
Rate Sample# Eventname				CPUO	CPU1	CPU2	CPU3	CPU4	CPU5	CPU6	CPU7	CPU8	CPU9	CPU10	CPU11	CPU12	CPU13	CPU14	CPU15		
53.31% 13.98% 0.18% 32.53%	6825 89	_sNotHaltedCyc IcFw32 IcFw32Miss IcFetchStall		8536 2234 25 5222	3134 970 12 1890	5678 1650 24 3578	3885 1099 17 2449	1319 287 2 952	100 9 0 46	208 40 1 117	171 25 0 96	1142 216 3 564	404 73 1 225	321 42 1 164	699 140 2 382	118 10 1 52	0	110 11 0 52	101 10 0 46		
Rate Sample# Symbol				CPUO		CPU2	CPU3	CPU4	CPU5	CPU6	CPU7	CPU8	CPU9	CPU10	CPU11	CPU12	CPU13	CPU14	CPU15		
Rate 3 6.35% 6.32% 5.98% 3.47% 3.25% 3.47% 3.25% 3.18% 2.84% 2.38% 2.28% 2.00% 1.99% 1.99% 1.99% 1.99% 1.99% 1.99% 1.97% 1.84% 1.42% 1.35% 1.42% 1.35% 1.45% 0.35% 0.59% 0.55% 0	2545 (2534) 2337 (2534) 1735 (2534) 1735 (2537) 1735 (2537) 1737 (2537) 1737 (2537) 1737 (2537) 1737 (2537) 1737 (2537) 1736 (2537) 1736 (2537) 1736 (2537) 1736 (2537) 1736 (2537) 1736 (2537) 1736 (2537) 1737 (	<pre>vis_vnode_iterator_next1 vis_vnode_iterator_next1 vis_vnode_iterator_next1 vis_vnode_iterator_next1 vis_spin_enter vool_cache_put_paddr Xtrap14 uvw_pgflcache_fill uvw_pgflcache_fill uvw_fault_internal cache_lookup_entry omap_enter_pv.constprop.0 nutex_owned amap_wipeout uvw_fault_internal cache_lookup_entry omap_enter_pv.constprop.0 nutex_owned amap_wipeout uvw_fault_extrag uvwnfindpage uvw_analloc radix_tree_get_tag uvwnpol_pagerealize vb_tree_insert_node compy_compare_nodes nutex_exit vnis_marker opool_cache_get_paddr copyout uvw_pgflcache_glloc madix_tree_lookup_node smap_unmap_ptes uvw_fault_lower_enter opool_redzone_fill.part.0 kpreempt_disable omap_ows_valid uvwnpofl_pagedequeue_lock omap_ows_valid uvwnofk_held </pre>	d	$\begin{array}{c} 1839\\ 8802\\ 683\\ 1269\\ 232\\ 260\\ 377\\ 350\\ 181\\ 6\\ 319\\ 265\\ 6\\ 322\\ 349\\ 85\\ 256\\ 322\\ 324\\ 96\\ 163\\ 322\\ 324\\ 96\\ 163\\ 169\\ 85\\ 87\\ 322\\ 324\\ 96\\ 61\\ 169\\ 87\\ 332\\ 326\\ 61\\ 169\\ 80\\ 73\\ 36\\ 61\\ 61\\ 62\\ 61\\ 62\\ 61\\ 62\\ 61\\ 70\\ 70\\ 70\\ 70\\ 70\\ 70\\ 70\\ 70\\ 70\\ 70$	$\begin{array}{c}\\ -255\\ 78\\ -219\\ 246\\ 1143\\ 198\\ 57\\ 136\\ 115\\ 57\\ 136\\ 61\\ 102\\ 57\\ 52\\ 600\\ 51\\ 102\\ 76\\ 52\\ 600\\ 51\\ 102\\ 76\\ 20\\ 33\\ 37\\ 26\\ 60\\ 51\\ 17\\ 24\\ 29\\ 52\\ 35\\ 228\\ 28\\ 28\\ 28\\ 28\\ 28\\ 28\\ 28\\ 28\\ 2$	$\begin{array}{c} & & & & \\ & & & & \\ & & & & \\ & & & & $	$\begin{array}{c} \text{CPU3} \\ \textbf{496} \\ \textbf{95} \\ \textbf{286} \\ \textbf{260} \\ \textbf{284} \\ \textbf{2777} \\ \textbf{2311} \\ \textbf{112} \\ \textbf{107} \\ \textbf{118} \\ \textbf{112} \\ \textbf{107} \\ \textbf{108} \\ \textbf{119} \\ \textbf{118} \\ \textbf{119} \\ \textbf{119} \\ \textbf{118} \\ \textbf{877} \\ \textbf{51} \\ \textbf{51} \\ \textbf{58} \\ \textbf{60} \\ \textbf{533} \\ \textbf{242} \\ \textbf{411} \\ \textbf{412} \\ \textbf{422} \\ \textbf{455} \\ \textbf{503} \\ \textbf{338} \\ \textbf{363} $	$\begin{array}{c} \text{CPU4} \\ \hline \\ \hline \\ 706 \\ 500 \\ 510 \\$	CPU5 109 5 - - - - - - - - - - - - -	$\begin{array}{c} & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & &$	1111 4 6 6 4 4	$\begin{array}{c} \text{CPU8} \\ \textbf{338} \\ \textbf{115} \\ \textbf{69} \\ \textbf{89} \\ \textbf{15} \\ \textbf{45} \\ \textbf{6114} \\ \textbf{26} \\ \textbf{29} \\ \textbf{14} \\ \textbf{26} \\ \textbf{29} \\ \textbf{14} \\ \textbf{20} \\ \textbf{12} \\ \textbf{210} \\ \textbf{10} \\ \textbf{.} \\ \textbf{212} \\ \textbf{66} \\ \textbf{177} \\ \textbf{188} \\ \textbf{100} \\ \textbf{88} \\ \textbf{177} \\ \textbf{15} \\ \textbf{588} \\ \textbf{111} \\ \textbf{588} \\ \textbf{117} \\ \textbf{1588} \\ \textbf{177} \\ \textbf{177} \\ \textbf{1588} \\ \textbf{177} \\ \textbf{1788} \\ \textbf{177} \\ \textbf{1788} \\ \textbf{177} \\ \textbf{1788} \\ \textbf{1778} \\ \textbf{1788} \\ \textbf{1778} \\ \textbf{1788} \\ \textbf{1778} \\ \textbf{1788} \\ \textbf{1788} \\ \textbf{1778} \\ \textbf{1788} \\ \textbf{1888} \\ \textbf{1788} \\ \textbf{1788} \\ \textbf{1888} \\ \textbf{1788} \\ \textbf{1888} \\ \textbf{1788} \\ \textbf{1888} \\ \textbf{1888} \\ \textbf{1788} \\ \textbf{1888} \\ 1$	$\begin{array}{c} \text{CPU9}\\ \hline & & \\ 30\\ 210\\ & & \\ 51\\ 200\\ & \\ 315\\ 268\\ 88\\ 11\\ 6\\ 27\\ 4\\ 3\\ 310\\ 6\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 12\\ 1\\ 1\\ 2\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\$	CPU10  6 274 39 277 1 9 9 28 27 1 1 1 1 1 1 1 1 1 1 1 1 1	$\begin{array}{c} \text{CPU111} \\ \hline \\ \hline \\ \text{54} \\ 340 \\ 40 \\ 46 \\ 9 \\ 9 \\ 43 \\ 42 \\ 2 \\ 9 \\ 9 \\ 14 \\ 42 \\ 9 \\ 9 \\ 17 \\ 113 \\ 8 \\ 8 \\ 111 \\ 17 \\ 17 \\ 13 \\ 8 \\ 111 \\ 12 \\ 29 \\ 9 \\ 9 \\ 4 \\ 42 \\ 12 \\ 11 \\ 1 \\ 6 \\ 6 \\ 111 \\ 1 \\ 6 \\ 2 \\ 3 \\ 2 \\ 5 \\ 5 \\ 4 \\ 3 \\ 2 \\ 5 \\ 5 \\ 4 \\ 3 \\ 2 \\ 5 \\ 5 \\ 4 \\ 3 \\ 2 \\ 5 \\ 5 \\ 4 \\ 3 \\ 2 \\ 5 \\ 5 \\ 4 \\ 3 \\ 2 \\ 5 \\ 5 \\ 4 \\ 3 \\ 2 \\ 5 \\ 5 \\ 4 \\ 3 \\ 2 \\ 5 \\ 5 \\ 4 \\ 3 \\ 2 \\ 5 \\ 5 \\ 4 \\ 3 \\ 2 \\ 5 \\ 5 \\ 4 \\ 3 \\ 2 \\ 5 \\ 5 \\ 4 \\ 3 \\ 2 \\ 5 \\ 5 \\ 4 \\ 3 \\ 2 \\ 5 \\ 5 \\ 4 \\ 3 \\ 2 \\ 5 \\ 5 \\ 4 \\ 3 \\ 2 \\ 5 \\ 5 \\ 4 \\ 3 \\ 2 \\ 5 \\ 5 \\ 5 \\ 4 \\ 3 \\ 2 \\ 5 \\ 5 \\ 5 \\ 4 \\ 3 \\ 2 \\ 5 \\ 5 \\ 5 \\ 4 \\ 3 \\ 2 \\ 5 \\ 5 \\ 5 \\ 5 \\ 5 \\ 5 \\ 5 \\ 5 \\ 5$	CPU12 		CPU14	CPU15 109		
0.52% 0.51% 0.49% 0.49% 0.49% 0.48% 0.48% 0.43%	205 : 198 ( 197 ( 195 ) 195 )	spllower uvm_page_owner_locked_p copyinstr kauth_authorize_action_in namei_tryemulroot	ernal	51 56 36	28 24 101	53 63 47 32 33 42 52	41 43 20 28 37 31	5 7 5 4 4 3	· · · · 2	i • 2 1	2 • • •	7 15 2 5 2	1 1 1 2 1 2	3 2 · · · 2	3 1 4 2 1	• • • •	• • • •	1	1		
0,43%	114 1	kpreempt_enable (more 627 symbols omitted) 						3 		•	•				1	•	•	1	1 		
Total	40101	in-kernel		13258	4888	8587	5821	2413	155	327	282	1613	605	506	983	181	153	172	157		

dropbuf:0 dropbuf\_sample:0

[Accumulative mode] tprof sample:577259(+18960) overflow:0 buf:7071(+129) emptybuf:1590

9

### TODO

• x86:

- Add counter definitions that newer chips have.
- Add support fixed PMC (Intel).
  - Currently support general counter only.
- Get performance counter structure from CPUID 0x0a(Intel) and 0x80000022(AMD).
- Use Intel PEBS (Processor Event-Based Sampling)
  - to reduce profiling overhead
  - to improve accuracy
- AMD's IBS is complexed. Need some investigation to use it.
- Collect events per LWP.
  - Our old pmc had the feature.
- Take some idea from FreeBSD and Linux's PMC stuff.

Any questions?