Ț•90ű™ÏÀ3üš ›œ›üĄ5ęĄ3ąGą[ąvą xą†Ł$ŒŁ±ŁÇŁÛŁńŁ€(€H€dW€tŒ€v1§ššžŹ?ÈŹC­PL­C­Pá­>2ź?qź/±ź6áźKŻTdŻ5čŻGïŻE7°$}°0ą°3Ó°&±F.±u±K’±.Ț±1 Č1?Č2qČ;€ČRàČ%3ł6Ył@łŃłàłæłüł6Ž:NŽN‰ŽCŰŽz”[—”;ó”W/¶M‡¶BŐ¶"·P;·Œ·C©·3í·8!ž1ZžBŒžQÏžA!čYcč*œčLèč˜5ș?ÎșH»"W»5z»>°»—ﻐ‡Œtœ΍œv\ŸÓŸòŸż4$żsYżÍż7ăż3À*OÀ3zÀźÀ"ÉÀìÀ Á Á0Á%NÁtÁx‹Á$Â))Â8SÂ?ŒÂ\ÌÂI)Ă:sĂ$źĂuÓĂEIÄ[ÄKëÄ77Ć7oĆL§ĆOôĆBDÆ2‡Æ?șÆ=úƃ8Ç0ŒÇ;íÇ@)È6jÈ3ĄÈ>ŐÉIÊA^Ê; ÊOÜÊ',ËFTË=›ËDÙËCÌAbÌ"€Ì[ÇÌĐ#Í}ôÍ>rÎ[±Î, ÏK:Ï>†ÏHĆÏ;Đ"JĐAmĐ@ŻĐDđĐj5Ń0 Ń3ŃŃ9Ò3?Ò@sÒLŽÒ<ÓK>Ó/ŠÓ–șÓ QÔH[ÔE€ÔEêÔP0ŐFŐ.ÈŐ?śÖ]7ŚŽ•ŚA$Ű fې‡Ű@ÙmYÙyÇÙçAÚ?)Û‘iÛ:ûĘ)6ȚE`ȚkŠȚDß:Wß:’ß4Íß—à3šà4Îà<ád@á.„á*Ôá>ÿá#>âVbâkčâ4%ă#Ză,~ă,«ăšŰă·säŹ+ć<Űć6æĄLæ$îæEç0YçXŠç9ăç2è3Pè5„è1șè ìèF éATéb–é“ùéqê6ÿê96ëpë-Šë/žëBèë5+ìaì<uì Čì+żìëì#úì%í Dí@Rí4“í2Èí^ûí|ZîBŚî‰ïŠ€ïG/đVwđ.Îđ,ęđ*ńMJń,˜ńFĆńÚ òYçòdAóBŠóVéód@ô„ő&œő;äőŃ ölòö=_ś>ś?Üś?űA\ű1žűAĐű*ùš=ùEæùG,útúDúŁŐúDyûOŸû|ü ‹üHŹüőüLęQaę,łę…àęBfț?©ț"éț< ÿNIÿB˜ÿ8Ûÿ""7HZOŁ óeę1c• š$„%Ê!đ&%96_#–%ș%à%%,(R%{#Ą#Ćé*ù«$2Đ317"i2Œ'żç ?4V‹›źÆÏŚ'ß& (. 'W 0 )° "Ú )ę -' 1U 7‡ %ż +ć . @ \ o †  Š • Č ! ä    3 ? (W *€ (« Ô &î 8 #N r  Ź "Ì .ï #JBJ"Ű1û8-f#u"™1Œ î(ü#%I%i3Ă`Ś`8&™"À ă $>EG„IÌ1H5c1™3Ë5ÿ85NnXœ78N*‡0Č'ă! D- r !Œź1œ+ï3BB=…ĂDà%= MZz>š Ù"æ! +"Il ą%Àæ,ú'7IX%h Ž˜B ăśE+TB€Ă(ß1":]7|4Ž,é'6.^@#Î"òĘ/ó%# I;j&Š@ÍŠ ś™! ‘#'Č#eÚ#7@$/x$/š$WŰ$60'6g'6ž'6Ő'6 (6C(ez(dà(>E)—„)M*6j*:Ą*2Ü*J+1Z+BŒ+XÏ+?(,Mh,L¶,2->6-Mu-6Ă-Gú-MB.W.Wè.F@/4‡/>Œ/Eû/HA0JŠ0GŐ0G15e1›12ž1+ë1š2„À5„E6:Ê697@?7r€7:ó79.8Oh8gž:ș ;WÛ>&3?;Z?U–?Aì?a.@"@›ł@ƒOAŒÓAŠ`BMC9UCdC'ôC`DM}DJËDIEF`E)§E,ŃE7țEB6F@yF0șFMëF?9G?yG>čGXűG>QH>H>ÏH>IWMI>„IMäI82J:kJ;ŠJ>âJB!KddK9ÉKDLFHLJL)ÚL7Meïr).s!Xs'zs8ąs'Ûs%t+)tUtstt°tÂt+ßt u$u7uLu au‚uu&șu áu"v%vDv_v8{v)Žv)Țv$w"-w)Pwzw)•w#żw)ăw' xM5x-ƒx±x|·x34yRhy(»y5äy5zŒPz {{'{7/{ g{(q{%š{ À{7á{%|*?|*j|4•|*Ê|.ő|.$}4S}.ˆ}/·}.ç}.~#E~i~&†~,­~'Ú~4'7%_O…/Ő4€0:€2k€%ž€Āۀí€3ń€2%%X+~ Șˁၣő#™‡Dœ‡8ˆ%;ˆ.aˆ4ˆ1ƈiśˆCa‰„‰$‰Eç‰D-Š&rŠ™ŠžŠ֊őŠ ‹!6‹ZX‹7łŒEëŒ717i!ĄÍ6ߍ(Ž;?Ž{Ž•Ž!ȘŽ"̎(ïŽ*.C%r6˜1Ϗ' C1eu0ۑ ’!’=’![’'}’„’ ș’ ےü’“&“;“[“y““„“AŒ“ț“”"2”%U”{”#•”5č” ï”(û”)$•N•n•!„•Š•ž•͕à•ÿ•!–=–X–t–‰–˜–0Ą–Җî–:—I—>_—'ž—ƗȚ—+ő—-!˜#O˜s˜)˜č˜9Ҙ ™&™8™$I™n™$™4€™$ٙ+ț™!*š Lš3mš;Ąš3ʚ;›/M›}›!•›4·›ì›- œ):œ=dœ!ąœĜ1âœ(:=x3—:˝=ž-Dž3rž#Šž&ʞ&ńžŸ/ŸIŸ\Ÿ,uŸ ąŸ"ßæŸ" ;%  a  ‚  Ł 2Ä 6ś .Ą%BĄ-hĄ$–Ą#»Ą*ߥ1 ą2<ą0oą5 ąÖąíą3Ł29ŁlŁ{Ł!‹Ł-­Ł$ÛŁ!€ "€EC€-‰€F·€Mț€.L„-{„1©„=Û„2Š2LŠ&Š'ŠŠ/Ί?țŠB>§0§Wȧ! © ,©-:©%h©%Ž©°Ž©eȘTxȘ ÍȘ%îȘ%«):«Cd«#š«!Ì«î«Ź&,ŹSŹ9oŹ'©Ź4ŃŹO­V­'o­$—­"Œ­ß­9ü­"6ź(Yź‚ź źžź=ĐźBŻQŻ'aŻ‰ŻŻșŻ ÔŻőŻ#ęŻ!°1@°r°5’°3È° ü° ± ± #± 0±"=±`±z± ™±7ș±ò±Č'ČDČ[ČsČ‚ČČ·Č%ÍČ.óČ"ł(>ł)gł/‘łÁł'Ûł0Ž*4Ž _Ž6€Ž·Ž*żŽêŽ#ęŽ+!”M”.e”””„”#¶”,Ú”#¶+¶':¶%b¶)ˆ¶ ȶ%À¶!æ¶%·.·?H·(ˆ·#±·)Ő·3ÿ·+3ž<_ž4œž%Ńž+śž:#č:^č?™č+Ùč3ș79ș8qș%Șș-Đș(țș<'»d»1~» °»3Ń»%Œ+Œ<HŒ …ŒŸhŻŸ$ż*=żhż3zżźżÊżêż4À;À$YÀ~À›À·À+ÔÀ)Á,*Á@WÁ.˜Á"ÇÁ+êÁ$Â);ÂÙeÂ$?Ć{dĆ`àĆlAÆ.źÆ/ĘÆ$ Ç'2Ç*ZÇ.…Ç*ŽÇßÇ?țÇ)>ÈhÈ}È7œÈ1ÔÈ9É+@ÉlÉ7‰É.ÁÉđÉ Ê(Ê9Ê#JÊnÊ@ÊOÂÊ/Ë3BË/vË6ŠË=ĘËOÌJkÌ>¶Ì*őÌ6 Í,WÍ,„Í)±Í*ÛÍ2Î)9Î&cÎ+ŠÎ1¶Î.èÎ<Ï TÏ>uÏ0ŽÏ*ćÏ6ĐGĐ2eĐ(˜Đ/ÁĐ1ńĐ0#Ń0TŃ'…Ń0­Ń'ȚŃ.Ò05Ò#fÒ+ŠÒ2¶Ò éÒ Ó +Ó LÓmÓ‰Ó€ÓÄÓâÓÔ5"Ô7XԐÔ"­ÔĐÔ1æÔ;Ő TŐFuŐŒŐ0ŐŐ3Ö4:Ö2oÖ]ąÖ+Ś,Ś-3Ś1aŚ;“Ś:ÏŚ# Ű+.Ű-ZŰ+ˆŰ-ŽŰ#âŰžÙâ„Ù)ˆÚ4ČÚçÚRÛ(XÛBÛ.ÄÛ.óÛA"Ü5dÜ,šÜ.ÇÜsöÜkjĘ+ÖĘȚȚ+6Ț/bȚ1’ȚÄȚÚȚIôȚ>ß0^ߏß2Żß7âß,à0GàFxà)żà%éà'á(7á*`á(‹á.Žá&ăá! â3,â`â<â"Œâßâúâă1ăLăbă |ă#ăÁăÙă#öă$ä"?ä&bä%‰ä"Żä Òäóäć&.ć&Uć|ć&œćĂćßćść(æ#7æ#[æ#æŁæ!Áæ ăæç$#ç%Hç(nç&—ç"Ÿçáç/è/0è=`èžèŒè*Îèùèé"2éUété&ˆé(ŻéŰé öéê/6ê/fê–ê °ê0Ńêëë3ë(FëoëŒëąëŽëĂëßë1śë )ìJì#cì1‡ì6čìđìíí-íIí=gí„íÄí"âí!î!'î!Iî!kî+î(čî,âî+ï+;ï8gï! ï"Âï!ćïđ'đ9đ$Qđ*vđ+Ąđ8Íđńń<ń%\ń*‚ń1­ń-ßń' ò35ò(iò’ò%­ò@Óòó)ó;Bó~óó&Ÿó2Æó6ùó-0ô^ô&tô›ô»ô*Óô7țô86ő9oő9©ő2ăő'ö'>ö fö&tö3›ö2ÏöHśKű"gű(Šűìłű ù$»ù%àùˆú"ú0Čú#ăú$û,û2Iû|û›û.”ûàäû(Ćț!îțÿ.+ÿ Zÿ9fÿ  ÿŹÿÇÿ Ùÿăÿśÿ$$I"\Ž§č+Ù/"5*Xƒ7ŁÛű ,<2M€2 <Ó &7G6-¶5ä6$QvxE—Ę;û07 Yh b ,% %R 5x ź ż /Ò % 1( Z l † ž · 'Đ !ű 4 O ` !u — Ž  Ò Ț )ô  - K !d † !Ą 3Ă #ś /I]n'‚#ȘÎ,ßB O!m&2¶ é1 2<1o:Ą#Ü+&,'S%{'Ą%É9ï$)N=mA«BíB0s&ƒ$Ș.Ï-ț,)L'v&ž%Ćë (E1c•)Ż*Ù5$:<_0œ)Í(ś* .K.z,©ÖŁőN™,è+?A)« ËDì91kb‰ì. 0;0l%Ă,ă1-B-p/žRΛ!9œ2ś4*  _ m ƒ "› Ÿ ?Ś A!+Y!0…!,¶!,ă!"*""M"$i"*Ž"č"Ó"2ì"#8#7S#6‹#<Â#'ÿ#'$E$a$d$t$z$ —$łĄ$AU(!—($č($Ț(-)1)P)i))!•)1·)é)1*79*q*;ˆ*Ä*"á*#+!(+?J+8Š+9Ă+ę+D,,`,0,5Ÿ, ô,-3-2R-'…-­-2À-"ó-7.%N.t. .šź.2I2&|2/Ł2"Ó2!ö2#3"<3(_3ˆ3'Š3.Î3*ę3(4,E4.r4&Ą4íÈ4-¶6)ä627A7a77q7©7Ç7)ä78+8D8;Y8:•89Đ8- 9$896]9E”92Ú9, :4::Co:4ł:Cè:A,;,n;+›;aÇ;%)<0O<)€<'Ș<5Ò<$=--=-[=‰=3§=AÛ=)>6G>0~>Ż>É>-Ú>?&?.??n?‰?0€?!Ő?+ś?#@3@C@-`@.Ž@>œ@=ü@>:ADyA!ŸA)àA/ B%:B`BvB“B*ŻBÚB/ìB3C'PCxC(•C(ŸC%çC% D'3DC[D2ŸDeÒD18E7jEąE4ÂE%śE8FOVF4ŠF]ÛF-9G$gG,ŒGŠčG%`H,†H1łH7ćH-I>KI+ŠI1¶I(èI5J4GJ|J0›JÌJçJK!K;K'MKuKK„K4żKôK$L46L3kL3ŸLTÓL((M/QM<M/ŸM4îM'#NKN2hN+›N)ÇN)ńN,O,HO5uO%«O$ŃO0öO"'PJP0dP"•P&žP1ßP6Q,HQuQ%ŠQ°QÈQ!äQRR3R ERfRR˜RŻRĂRŰRíR*țR!)SKS$cS1ˆSșSÖS!íS/T?T_TT(”T œTÊT!ÛT#ęT"!U!DUfU€U.›UÊUçUV !V%BVhV)…VŻV ÍVîVW3!W"UWxW “W3ŽW&èW&X86X$oX”XźX"ËX)îX"Y*;YfY&€Y§YĂY)ĘYZ#&ZJZiZZšZ-°Z0ȚZ#[43[h[ˆ[e„[& \S2\J†\Ń\5î\2$]2W]1Š]7Œ]=ô]@2^@s^Ž^Í^fć^L_0k_&œ_-Ă_2ń_;$```+}`2©`!Ü`ț`żaȚa%đab+3b-_b9b8Çb2c13c1ec/—c.Çcöc<dQd%pd&–d&œdäd&e)e$Gele‡eĄe»eŐeiđekZf;Æf g7 g5Dg zg(›gÄgÚgùgh;2h(nh)—h-Áh$ïh6i.Kizi–iE«i)ńi,jHj*Zj*…j€°j7Uk4k Âkăk&l'(l#Pltll(źlŚlől/m+Dm3pm3€m-Űm"n)nCn\n"znn »nÜnön$o;o!Xo>zo$čoȚoțo,p%Ipop&‹p-Čp'àp'q&0qWq:pq%«q*Ńq3üq0rEr;\r*˜r2Ăr&ör+s Is Vscs%~s€s»sÚsúst)8t6bt™tžt$Śt-üt(*uISu3u'Ńu/ùu)v+Cv*ovšv:Șv#ćv w:&w*aw%Œw&ČwÙwíwxx.xBx/Wx‡x)ąxÌxìx y&y"=y`y~y™y·yŐyfđyWzwz—z"·zÚz/ùz<){f{}{@{MȚ{@,|m|-Œ|?ș|/ú|*}G}[} y}š}Č}Í}3ê}~2~-H~,v~)Ł~LÍ~!<-\'Š`Č,€*@€4k€0 €.р #@0d*•Àہ*û&&‚1M‚/‚*Ż‚Cڂ#ƒBƒYƒnƒƒƒ˜ƒŹƒǃڃ,샄*„A„ `„#n„!’„.Ž„ă„… …?…U…!i…‹…)ž… ȅé… ††k.†š†.ł†2ↇ0‡'M‡,u‡*ą‡$͇ò‡ˆˆ5ˆ Eˆfˆ„ˆ œˆ5œˆ)óˆ=‰<[‰˜‰Ż‰"ȉ&ë‰4Š-GŠ"uŠ(˜ŠÁŠàŠóŠ‹&‹%;‹a‹}‹‹ą‹ž‹ϋć‹6ę‹*4Œ_ŒrŒ‡Œ"œŒżŒ ȚŒ%ꌍ)/Yk•ȍ5ȍ:ț:9Ž;tŽ;°Ž/ìŽ/1LN~/͏?ę<=<z:·:ò=-‘<k‘š‘đȚ‘#ú‘’$;’`’*€’ «’č’BВA“!U“w“,““À“ѓë“ú“8”&P”3w”9«”4ć”6•"Q•#t•!˜•ș•%ӕ+ù•$%–J–*^–*‰–.Ž–ă–&—$)—>N— —,ź—'ۗ(˜/,˜\˜,{˜8š˜á˜ú˜&™';™c™)‚™Ź™ʙ8ć™'š(Fš+oš3›šϚîš››&›=›U›Bm›.°›ߛ6ń›\(œ$…œ7Șœâœôœ#-;iˆ&š!ϝ ń*ž1=žožžŸž»ž2ٞ ŸŸ*6Ÿ+aŸŸ"­ŸП#æŸ&  '1 !Y { ) -· ^ć 7DĄ7|Ą'ŽĄ*ÜĄą4$ą7Yą(‘ą șą%Ûą9Ł;Ł#[Ł Ł- ŁDÎŁ€(3€\€)y€@Ł€ä€2ț€"1„T„6t„«„!Ć„3ç„0Š1LŠ~Š1ŠÏŠ!ëŠ- §9;§:u§/°§#à§/š#4š1XšŠš*Șš-Őš4©.8©5g©/©0Í©*ț©)Ș!9Ș"[Ș~ȘšȘ#·Ș&ÛȘ «#«B« [« |««œ«Đ«!é«& ŹU2Ź&ˆŹŻŹ7ÍŹ5­0;­l­ ­^ ­ÿ­*ź4Jź)ź)©ź)Óź)ęź'Ż%BŻ"hŻ ‹ŻŹŻÌŻëŻ!°-*°X°3u°.©°Ű°ń°±(0±Y±q±8‚±)»± ć±+ó±/Č/OČ%Č„Č'ŒČäČ!ł$łCłał#ł&„ł"Ìł)ïł#Ž(=ŽfŽ†ŽœŽ,«Ž,ŰŽ#”@)”Cj”0ź”0ß”0¶A¶6Q¶ˆ¶ ¶.”¶ä¶-ÿ¶"-·)P·Hz·Ă·*Ț·% ž /ž1;ž1mž-Ÿž+Íž2ùž*,č<Wč/”čCÄč&ș/ș,Oș,|ș©ș?ĆșE»K»4j»:Ÿ»=Ú».Œ'GŒ6oŒEŠŒìŒ œœ-0œ#^œ"‚œ8„œ7Țœ:Ÿ:QŸŒŸCšŸ#ìŸżż"0ż<Sż$ż(”ż"Țż+À&-ÀTÀiÀÀ ‘ÀžÀ »À ÜÀ%ęÀ#Á=ÁUÁeÁwÁ*”Á*żÁ-êÁÂ&1ÂXÂ"q”Â,ŻÂ/ÜÂ4 Ă(AĂjĂ ŠĂ$«ĂĐĂ2ïĂ-"ÄPÄ%pÄ–ÄšÄčÄÒÄîÄ'Ć)Ć+CĆ6oĆŠĆ%ÁĆ$çĆ Æ#-Æ2QÆ„Æ!“Æ”ÆÓÆêÆ$Ç%Ç#8Ç \ÇhÇˆÇ§Ç ÆÇ ÓÇàÇ1ûÇ -È:È UÈbÈ=yÈ'·ÈßÈ%ïÈ É#É?É7UɍÉ#€ÉÈÉ ĘÉéÉÊ'"Ê:JÊ$…Ê$ȘÊÏÊ0ïÊ( Ë IË&jË‘Ë$ȘË;ÏË5 ÌTAÌT–Ì!ëÌ2 Í?@Í5€Í5¶Í(ìÍÎ1Î7OÎ0‡Î;žÎ:ôÎ-/Ï>]Ï7œÏ;ÔÏ4Đ2EĐKxĐAÄĐ?Ń,FŃsŃŠŃ™Ń%łŃ!ÙŃûŃÒ74Ò1lÒ$žÒ*ĂÒ,îÒ"Ó$>Ó cÓ7„Ó?ŒÓüÓ4Ô$JÔ$oÔ:”Ô*ÏÔFúÔ-AŐoŐƒŐŸŐ4œŐòŐ*Ö,ÖCÖ*UÖ€Ö:—ÖÒÖéÖùÖ=Ś:LŚ ‡Ś’Ś §Ś łŚ(żŚ0èŚ1Ű"KŰ+nŰ&šŰ<ÁŰ5țŰ#4Ù#XÙ+|ÙšÙ)ÈÙ(òÙ)ÚEÚcÚ1vÚ.šÚ ŚÚ ăÚ.ńÚ* ÛKÛjÛ‰ÛFšÛáÛ(ęÛ(&ÜOÜ)fÜ+Ü"ŒÜ+ßÜ Ę,Ę1HĘzĘ8šĘ9ÓĘ, Ț9:ȚtȚ ˆȚ ”Ț  ȚȘȚŸȚ4ÚȚ1ßAß%Pßvߒߊ߻ßÚß%úß$ àEà$[à €à$Ąà*Æàńà- áP9á#Šá/źá+Țá â+ â€LâÍâ$Óâ*űâ#ă6ăMPăfžătä<zä>·äTöäTKć$ ć'Ććíć4óć(æ0Hæ4yæźæ$Èæíæ$ ç .ç%<ç6bç"™ç!ŒçȚç+üç"(èKè cè&pèP—èèè%é)é#0éTéké †é§éÆé%áéê7&ê3^ê/’ê&Âê éê ë!ë/?ëoë€ë™ë1«ë3Ęë(ì:ì"Wì#zì&žìĆì)Țìí'(íPí`íTxí2Ííîî18î@jîA«î)íîï$4ïYïvï ï(°ïÙïśï3đGKđ1“đ0Ćđ*öđ*!ń3Lń&€ń3§ń;Ûńò*.ò$Yò.~ò'­ò#Őò&ùò6 ó/Wó‡ó'žó,Æó!óó"ô8ô(Wô'€ôšôĂô%Öôüôő4őNő9^ő˜ő%©ő)Ïőùőö!,öNö fö‡öŒööœö1Śöa ś(kś/”śÄśăśű"ű=ű<Vű<“ű=Đű%ù,4ù#aù#…ù©ù.Çù-öù,$úQúpúú"Șú)Íúśú!û.0û _û,€û%­ûÓû(ăû+ ü(8ü&aü!ˆüȘü&Êü>ńü50ęfęƒę4Ąę4Öę ț#ț'Bț'jț&’ț+čț&ćț" ÿ/ÿ%Oÿ2uÿ;šÿ<äÿ/!Q#o2“Æ!Û&ę$)3]%x$ž Ăä3ü104b%—%œ"ă%/,8\6•@ÌF #T+x0€8Ő2.A1p2ą1Ő1.96h9Ÿ.Ù&(%O'u0&Î&ő-;J+†+Č*Ț* !4 )V 2€ 1ł *ć 1 0B 0s (€ 1Í &ÿ && 4M 5‚ +ž +ä , ,= #j 6Ž /Ć !ő # $; )` Š 5„ #Û #ÿ I#4mąBż9<<y"ˆ9«'ćB DP/•1Ć:ś'2/Z*Š)”:ßC%^5„'ș(â- /9/i8™'Ò3ú-.)\5†3Œ3đ0$5U6‹2ÂAő17i%…D«/đ> )_7‰>Á9-:h2…ž%Ï"ő+=D%‚š$Ć%ê13B2v"©Ì&é*-;$iŽ!«Í í).)X5‚)ž â(%,)R!|ž!œßü%$Af¶Ő-ô&"%I'o"— șÛù - I 0e – Ș ż Ű ű !!1!N!^!v!–!°!Ï!)é!+"J?"#Š"8ź"ç"ü")#<#S#n#)‹#1”#&ç# $"/$2R$$…$Ș$Æ$ă$ő$%9-%g%"x%!›%7œ%7ő%.-&>\&>›&FÚ&J!'@l'2­',à' (+(9@("z((!ș(Ü(ő(6)E))X))‚)!Ź)Î)(à) *)*A*T*k*‹* *;Ÿ*/ú**+A+&Y+€+ +#ż+1ă+,&/,V,1q,#Ł,Ç,1ă,-*-?-Y- p-}-›-”-Ó-,í-.=).g..1™.'Ë.ó.+/./%>/7d/œ/ł/AÊ/ 0#0:0Q0<p0"­0Đ0.á0@1"Q1t1#1,Ž13á1212Q2n2IŠ2Ô2ë2#3(3%H3n3*3Ș3"Æ3é3#ÿ3-#4Q4g4&}42€4.Ś455;5W5s5&5¶5Ó5-ê56"66Y6r6…6„6'Ă6ë6"7)+7)U7)7©7ș7Đ7đ7 8 !85/8e8|83•83É8ę8929J9g9{9Š9©9À9Ô9í9 ü9 :!>:#`:„:Ą:Á: ß:;;2;O;d;%y;%Ÿ;Ć;â;*<,<F<f<)ƒ<­<Ć<â<û<!="7=Z=4s=$š="Í=đ= >$>9D>=~>Œ>Ö>Cđ>#4?X?;v?Č?È?.ß?@@$5@#Z@ ~@Œ@œ@)”@)ß@) A+3A*_AŠA‘A9ŁA ĘA*țA)B9=B&wBJžB6éB0 C$QCvCX”CíC*DE.D:tDŻD@ÄD/E5EUEsEH†E/ÏEBÿE7BF'zF,ąFÏF&íF"G7GVTGV«G5HL8H…H0H#ÎH òHI!,I+NIzI˜IžI7ÖI9JHJ%dJŠJ"œJ&żJæJ?K'EKmK‹K›K-­K$ÛK4L5L*DLoL†L™L ŻL ŒL ÈL ÔL ȚLëL$ M#0M+TM €M ŽM œMŠMžMÎM ăM íM śM2N6N ENQN jNvN#ŠNźNÄNÖNíN O,O'=O+eO‘O€OÁOŐOëO PP/PCPXPnP ŠP"˜P»P6ÒP Q"Q 8QCQXQtQ"‡Q+ȘQ+ÖQ%R.(RWRmR3€RŽRŃR êR;űR4SMSaS yS†S)•SżSÏSëS T/*T:ZT"•T,žTćTțTU.UAU4WU"ŒU&ŻUÖUèU ęU V"VAVTVcV-wV„V čVÆV ÛVèV üV, W7WVW%rW+˜W>ÄW.X2X-MX!{X"X5ÀXöXY2Y+OY {Y/œYÌY-ćYZ+ZDZ[ZsZ$ŠZŻZ.ÁZ@đZ$1[V[p["ƒ[Š[ ¶[Ä[á[ó[ \)\;\GX\ \ À\á\ő\( ]$2]W]#h]2Œ]4ż]6ô](+^AT^H–^Nß^C._1r_3€_IŰ_'"`(J`-s`8Ą`<Ú`Ea1]aa2Ła:Öa'b49bnb!Žb°b(Èb ńb(c ;c\c'zc=ącNàcD/d-tdąd·d"Őd)űd"e)?e#ieešeÂe(áe f/"f8Rf ‹f)Źf(Öf&ÿf&g.>g*mg,˜gĆg"ăg6h0=hnh.Œh1»híhüh(i@i^i)zi€iœiBÔij*6j aj*‚j#­j2Ńj+k0k#PktkkŁkĂkÔkîk l'l%?lel$…l Șl Ël3ìl- m6Nm#…m,©m-Öm;n*@n6knąnžn2Űn( o'4o+\o1ˆo:șo9őoZ/p.Šp0čp'êpq'q)Cq)mq.—q/Æq%öq$r9ArJ{r=ÆrAs>Fs;…sÁsÉsçs*t2tNt9ht6ątBÙt)u.Fuuuu,ŠuÓu-đu.vMv(iv-’voÀv*0w"[w~w1wLÏw/x&Lx8sx9ŹxæxyC y!dy"†y6©y1ày8z!Kz"mz!zČzÊz#ćz {,%{R{h{{{č{%Ô{ú{|3:|1n| |Ž|Ì|2á|*}?}Y}s}}7 }0Ű}) ~3~1I~&{~ą~ž~*Ű~*6E|,Ž0»ì € &€&G€ n€ x€ †€'“€»€ـDâ€'!F!h$Š/Ż ߁í6ö-‚ A‚"M‚ p‚'}‚(„‚$΂5ó‚5)ƒ)_ƒ&‰ƒ%°ƒփ-öƒ-$„.R„ „„%Ż„Մő„… 4…:U…2…%Å"é… †5(†^†3|†°†4̆!‡#‡%C‡4i‡)ž‡)ȇ&ò‡"ˆ4<ˆ*qˆ1œˆΈêˆ=‰D‰%c‰&‰‰!°‰'҉/ú‰"*Š0MŠ,~Š«ŠNJ܊AńŠ3‹H‹d‹0y‹Ș‹‹'â‹ ŒŒ8ŒQŒ(gŒŒ%°Œ֌êŒûŒ# /0`!r”Ž$͍%ò#Ž(<Ž>eŽ>€Ž)ăŽ$ E2-x.Š5Տ! -&J:q)Ź֐@ô5‘O‘o‘&‰‘%°‘֑ń‘ ’)’D’a’ |’)’&ǒî’ “'“DF“‹“ą“!“ä“””3”M”k”†”-Ą”4ϔ•'•,F•(s•8œ•0Օ2–9–U–l–†–ž–4Ȗ$ç– —#&—:J—&…—Ź—8ɗ)˜,˜D˜_˜z˜’˜5Ș˜à˜2ő˜-(™!V™,x™+„™љ$è™/ š1=šoš0‚š0łšäšțšM›k›‰›Ł›œ›,ћIț›,Hœ-uœŁœDžœęœ16Mf'5§3ʝž#ž!=ž,_ž2Œž(żž@èž>)ŸGhŸ3°Ÿ'äŸ  ' )< Jf F± @ű J9Ą/„Ą1ŽĄ4æĄ:ą6Vą1ą(żą4èą6Ł8TŁ4Ł3ÂŁ4öŁ/+€F[€=ą€#à€%„&*„ Q„"\„0„&°„"Ś„2ú„+-Š%YŠ#Š5ŁŠ!ÙŠ+ûŠ '§3§M§Zk§Ƨ'ʧšš,0šC]š%ĄšÇš<ăš= © ^©l©!†©!š©!Ê©3ì© ȘAȘTȘ0qȘ#ąȘ-ÆȘ5ôȘ*«D«:b«#«Á«DÈ«0 Ź(>Ź:gŹ-ąŹ%ĐŹ+öŹ"­'=­'e­(­&¶­0Ę­.ź=źGQź'™ź Áźâź0ôź*%Ż5PŻ+†Ż%ČŻ6ŰŻ°'°$C° h°5r°.š°Ś°%ò°±,7±+d±#±#Ž±-۱$Č)+ČUČ?tČ'ŽČÜČ+űČ$ł,Cł*pł%›ł0Áł òłŽ1'Ž=YŽ1—ŽÉŽ'ÒŽúŽ”36”4j” Ÿ”%Ź”%Ò”ű”¶+¶,I¶ v¶%—¶)œ¶#ç¶* ·76·*n·(™·'·Nê·+9žežžD“žŰž'őž>č4\č9‘č7Ëč'ș2+șQ^ș[°șF »"S»Av»,ž»-ć»rŒ'†Œ8źŒ+çŒFœ@ZœF›œ"âœ#Ÿ+)Ÿ+UŸ@Ÿ5Ÿ6űŸ4/żdż%„ż7Șż)âż- À:À;@À5|À>ČÀ5ńÀ7'Á8_Á/˜Á-ÈÁ0öÁ0'Â6XÂ2Â; țÂ&Ă3FĂzĂ ‹ĂŹĂÉĂßĂ*öĂ$!Ä3FÄ3zÄźÄÁÄ'ŃÄ"ùÄ#Ć+@Ć,lĆ#™ĆœĆ,ÏĆ üĆÆ9ÆKÆ$iÆ!ŽÆ*°ÆÛÆíÆ1Ç7Ç%WÇ}Ç—ÇČÇÌÇćÇÈÈ%4È*ZÈ#…È©È%ŸÈ,äÈ1É:CÉ!~É% É<ÆÉ<Ê.@ÊoÊ!†ÊšÊĆÊâÊ=ûÊ9Ë*UË7€ËžË!ÔËöË'Ì9Ì%RÌ xÌ…Ì+•Ì!ÁÌ/ăÌÍ%.Í.TÍ ƒÍ€ÍœÍ ŃÍòÍ!Î"0ÎSÎpÎ!ÎŻÎÉÎ1æÎ-Ï!FÏ5hÏ#žÏ)ÂÏ-ìÏ+Đ+FĐ5rĐ4šĐ%ĘĐ/Ń3ŃJŃYŃqŃ,ŽŃ+»Ń&çŃ#Ò2ÒLÒ3hÒ2œÒ ÏÒ%ĘÒ!Ó%Ó+?ÓkÓˆÓŸÓœÓŚÓ#śÓ0ÔLÔTÔqÔŽÔźÔÇÔŰÔ"éÔ Ő%Ő7ŐeWŐœŐÒŐńŐFÖSIÖdÖŚŚ.Ś$FŚkŚ€Ś˜ŚČŚÌŚ#çŚ Ű%ŰAŰXŰsŰ‹Ű!œŰKŸŰK ÙVÙhÙ'wÙ0ŸÙ ĐÙGńÙ9ÚLÚ lÚ"Ú%°Ú'ÖÚțÚÛ*Û'CÛFkÛČÛËÛàÛùÛÜ.Ü=ÜQÜcÜwÜ"‹ÜźÜÁÜÖÜéÜÿÜĘA3ĘuĘ)‰Ę$łĘ$ŰĘ!ęĘ'Ț2GȚzȚ!‘ȚłȚËȚêȚ%țȚ$ß:ßPßlß„ß ßœß Üßęßà:à Tàbà{à+•à-Áà9ïà=)ágá6ƒá*șáćá â!â*=â/hâ:˜â Óâ"ôâă:-ăhă †ă.§ăÖăèăää3äMäfä‚ää7»äóäć.ćFćeć„ćžćșćŐćóć0æBæ1Væ+ˆæ!ŽæÖæòæç"ç"Aç%dçŠç. ç"Ïçòçè%*èPègè†è)ŁèÍèèè"üèé!6é*Xéƒé"ŸéÂéĘéęéê&êAê]ê3xê'Źê!Ôêöêë%*ëPë&eëŒëŁë,Ăëđëìì$ì6ìGìYìjì|ì ììŹì»ìÌìÛìêìûì íí,í<íMí_ípí‚í”íŠí·íÉíÛíííîî"î3îEîUîhîwîˆî—îšîčîÌîĘîńîï ï8ïIï-[ï‰ï,›ï+Èï0ôï0%đVđ2ođ1ąđ&Ôđûđń/ńLńSń$sń)˜ńÂń)Ùń!ò(%ò(Nò'wò,Ÿò"Ìò"ïò,ó3?ó,só( ó'ÉóbńóTôgô€ô  ô Áô!âôő-ő^Jő8©ő6âő5öOöoö9…öżö&ÏöööP ś\ś3qśH„ś9îś(űHűcű&ű.Šű<Őű1ù0Dù+uùAĄù%ăù- ú'7ú:_ú%šú!Àú(âú" û).û4Xû-û»ûÒû#æûF üDQü#–ü+șüæü,ę00ę)aę‹ęœęŒęśÍę<Ćÿ.JLU$[€–«ÁŰ1ń#m2Ż ƒPÔÚ Cê H. Rw DÊ Z Jj I” 9ÿ 79 Nq NÀ =MMK›"ç9 >D#ƒX§K-i3—3Ë4ÿ>4[sÏ8íC&jy“>ŻBîN1H€ƒÉnMBŒYÿNYIš'òSnC‹5Ï61<DnSłFWN*ŠLŃŁAÂO$T6yB°©óŽm,͚ohŰű?+nkÚ7đ4()]2‡ș#Őù    /* &Z  v˜ $!*4!=_!D!dâ!HG"9"&Ê"vń"Kh#aŽ#N$?e$5„$SÛ$L/%M|%4Ê%Eÿ%CE&Ą‰&<+'Eh'Gź'Dö'L;(Iˆ)MÒ)B *>c*Tą*'ś*N+?n+Bź+Hń+C:,'~,jŠ,Ü-î-=~.eŒ./"/LR/?Ÿ/Iß/<)0'f0=Ž0EÌ0L1l_15Ì102;326o2FŠ2Rí2C@3X„34Ę3€4 ·4OÁ4O5Oa5b±5W6.l6C›7cß7˜C8BÜ8%9”E9IÚ9o$:}”:ì;Fÿ;¶F<@ę>$>?Fc?oȘ?H@=c@=Ą@7ß@—A>ŻA5îA>$B_cB:ĂB,țB6+C"bC]…CăC9cD&D4ÄD/ùDš)EĆÄEłŠF@>G7GĄ·G#YHW}H7ŐHl I<zI7·I6ïI7&J2^J ‘JHČJFûJiBK’ŹKq?LB±L@ôL5M/OM0MC°M7ôM,N>@N N.ŒN»N#ÊN%îN O@"O7cO6›ObÒOƒ5P@čP•úP›QK,RoxR.èR,SDSZdS0żSCđSŰ4Tq UlU@ìU[-Vw‰VX.X@HXê‰X€tY1őY2'Z3ZZ3ŽZ5ÂZ2űZ5+[-a[Ż[T?\U”\ê\H]€O]Eô]O:^|Š^ _S(_|_W›_Tó_/H`‹x`CaGHa'aEžaKțaJJbC•b'Ùb'cL)covcæc~ùd1xfȘf Żf(»f%äf! g&,g%Sg:yg#Žg%Űg%țg%$h%Jh(ph%™h#żh#ăhi*i­Bi4đi5%j3[j$j4Žj(éj$k7k&Wk~k:škŐkëk l%l.l6l(>l'gl)l(čl3âl*m#Am*em1m3Âm:öm)1n2[n8Žn"Çn ênűnoo#oCo(Ro"{ožoŒoŚoèo0p,6p'cp)‹p&”p7Üp,q Aq&bq‰q,§q>Ôq'r[;r[—r#ór5sCMs‘s( s%És9ïs )t.4t%ct‰t$št6Ítuoupu+țu'*vRvpv'‰vE±vNśvQFw<˜w'ŐwAęw;?x7{x8łx@ìxV-yh„yCíyD1z6vz6­z-äz*{E={ƒ{’{5Š{Ü{9í{6'| ^||H|KÙ|%}JB}}«}œ}(Ń}(ú}T#~x~0Ž~/ż~"ï~0C#["8ąÛ(í€'€:€J€&[€‚€‹€H“€܀î€;(AFj±&ρ9ö0‚ O‚>p‚<Ż‚,ì‚&ƒ*@ƒ6kƒDąƒ 烄(„/*…&Z…"…@€…$ć…I †ŠT† û‡%Š'.ŠqVŠ?Ȋ/‹/8‹wh‹6à6Ž6NŽ6…Ž6ŒŽ6óŽe*d>őŁ4Wې90‘8j‘2Ł‘U֑1,’J^’a©’? “KK“P—“-è“>”MU”AŁ”Uć”M;•W‰•Wá•Q9–5‹–@Á–E—HH—J‘—GܗG$˜@l˜­˜6ɘ,™Á-™ƒïœƒsKśICž@žeΞK4ŸI€ŸJʟoąÉ…ąWOŠ)§ŠFŃŠb§?{§k»§%'šˆMš|ÖšƒS©”Ś©MlȘGșȘd«*g«a’«Mô«JBŹOŹQĘŹ,/­-\­6Š­CÁ­Cź1IźX{ź=Ôź=Ż<PŻVŻ<äŻ<!°<^°<›°WŰ°>0±Lo±*Œ±:ç±>"Č=aČAŸČdáČGFłEŽłGÔłJŽ*gŽ:’ŽeÍŽF3”Lz”…Ç”!M¶Mo¶Aœ¶%ÿ¶%·5·&9·'`·4ˆ·œ·$Ę·%ž(ž'Hž3pž%€ž3Êžțžč+1č;]č™č­č=Ćč"ș#&șJș,jș3—ș4Ëș:»;»$X»2}»3°»ä»ù»"Œ32Œ5fŒ,œŒ-ÉŒ-śŒ-%œ)Sœ-}œ,«œ+Űœ,Ÿ-1Ÿ4_Ÿ/”Ÿ,ÄŸ!ńŸ$ż8ż0Nż7ż8·ż5đż<&À8cÀœÀŒÀÚÀ(śÀ. Á#OÁ-sÁ2ĄÁ2ÔÁ!Â)Â$AÂ%fÂ'ŒÂŽÂ>ŃÂĂ.Ă0IĂ=zĂ'žĂ'àĂÄ%Ä!DÄ#fÄ$ŠÄŻÄ&ÀÄ$çÄ Ć&Ć7<Ć tĆ•ĆȘĆÈĆȚĆ3óĆ('Æ8PÆ%‰Æ>ŻÆ îÆÇ)%Ç4OÇ;„Ç1ÀÇ2òÇ5%È/[È‹ÈœÈ0°ÈAáÈ?#É@cÉ@€ÉćÉÊ!!Ê!CÊeÊyÊ5”Ê&ÊÊńÊ/Ë#AËeË-Ë­Ë$ËË0đË$!Ì%FÌ6lÌ0ŁÌ4ÔÌ4 Í>ÍTÍ7iÍ9ĄÍ;ÛÍ8Î$PÎu΍αÎ7ÂÎ<úÎ97Ï1qÏ-ŁÏ.ŃÏ3Đ:4Đ6oĐ2ŠĐÙĐRíĐ3@ŃtŃ6ŠŃ;ÁŃ8ęŃ;6Ò8rÒ«ÒÈÒçÒÿÒ*Ó<;Ó9xÓDČÓ6śÓ6.ÔeÔ„Ô9ąÔ:ÜÔ>ŐVŐ;qŐ8­Ő1æŐ7Ö2PÖ'ƒÖ&«ÖÒÖAńÖ03Ś>dŚ/ŁŚ0ÓŚŰ)Ű AŰbŰ1۱Ű%ÎŰ=ôŰ"2ÙeUÙ_»ÙÚ(8Ú(aÚ%ŠÚ/°ÚeàÚ<FÛ(ƒÛCŹÛ(đÛ%Ü?Ü1[Ü6Ü4ÄÜBùÜ.<Ę'kĘ(“Ę8ŒĘ(őĘ(Ț.GȚ vȚ—Ț"·ȚÚȚïȚ1ßAßXßk߁ߗߔßĐß)íß&à(>àgà„àĄà;żà0ûà,,á'Yá(á,ȘáŚá0öá0'â,Xâ#…âK©â*őâ ăw&ă/žăUÎă)$ä4Nä4ƒä¶žäoć„ć ć5—ćÍć+Öć.æ'1æ@Yæ)šæ+Äæ,đæ<ç,Zç-‡ç.”ç3äç-è/Fè.vè-„è!Óèőè'é.=é'lé=”é.Òé-êM/ê,}êBȘê-íê1ë-Më{ëë„ë<©ë6æë&ì+Dì pì‘ìŹìĂÀì#„ò>šò,çò)ó2>ó6qó2šójÛóSFôšô)žôJâôM-ő&{ő#ąőÆőăőö !ö!Böbdö.ÇśWöś6NűC…ű(ÉűòűAù-Jù@xùčùÙù)đù*ú2Eú3xú8Źú6ćúMû4jû Ÿû+ŹûLŰûy%ü)ŸęÉęÚę!úę!ț&>țeț%ț$„țÊțâțÿ&ÿ$FÿkÿŠÿ©ÿ;Èÿ,#*P*{Š(Ă=ì*.;2j&Ä+ß "<+X#„'šĐí &;CL! Č5Ó @!,b­1É5û$1V8q Ș:Ë6$Lq4‡8Œő8N!l:ŽAÉ: BF)‰ł(Ì5ő(+ 6T 2‹ FŸ + '1 ;Y 0• @Æ & K. @z C» 2ÿ >2 *q )œ .Æ 'ő  ; U 5t 'Ș *Ò ę )?G$‡&Ź'Ó8û;4p+Œ3ž+ì+9D4~2ł+æ,?U=o<­êț%47$l%‘·IÓ0MNEœ0â/0C:t5Ż1ć+,C2p@Ł?ä3$dXœ Ę6ë"",Ežr+X?$˜,œ,ê*DB#‡«$Êï'!79Y)“:œPűI)^&ˆŻ"Í>đ/(Mv”­=ÆG L+Y …#“·1Èú##$9H*‚B­;đ, A V k € '• œ &Û #!A&!h!ˆ!%š!Î!í! ""?"]",x"<„""â".#.4#6c#š#1ș#.ì#$$'@$6h$Ÿ$3§$Û$'đ$,%E%1Y%‹%œ%9­%1ç%#&=&5L&;‚&>Ÿ&ę&&''6'%^'!„'CŠ'3ê',(8K(;„(6À(Hś(;@),|)6©)Fà)F'*Ln*6»*Aò*84+9m++§+%Ó+ ù+@,[,?u,,”,9â,,--I-Lw-!Ä-"æ/z 02„0/·0ç0;ù051 N1o1@1 Î1-ï1 2>2"^222-Ž2&â24 39>3&x3/Ÿ31Ï33454$O7ƒt7iű7lb85Ï8>9,D9/q96Ą93Ű9. :';:Ic:*­:Ű:)ô:G;5f;Bœ;3ß;<>3<6r<©<$Ć<ê<ț<*=>=GU=_=0ę=4.>1c>8•>GÎ>e?X|?CŐ?-@?G@6‡@6Ÿ@3ő@0)A7ZA3’A,ÆA5óA9)B6cBPšB"ëB:C5IC.CLźC ûC;D0XD;‰D<ĆD;E;>E/zE;ȘE/æE:F:QF$ŒF-±F8ßF,G,EG,rG,ŸGÌGèGH"H&@H'gH6H1ÆHűH!I4I=IIC‡I(ËIQôIFJ/eJ7•J<ÍJ9 K[DK' KÈK7ÏK/L;7L:sL.źL-ĘL' M.3M4bM—MȘŽMö_N-VO9„O!ŸODàO'%P>MP0ŒP+œPGéP@1Q,rQ/ŸQŒÏQp\R1ÍR"ÿR"S+@S=lS2ȘSĘSđSETNT1kTT4»T4đT-%U9SUIU2ŚU* V!5V"WV(zV&ŁV2ÊV*ęV%(W7NW†W>ŠW&ćW X(XHXaX}X•X#łX!ŚXùXY#,Y&PY*wY.ąY&ŃYűY)Z$@ZeZ%„Z3ȘZ'ȚZ"[)[D[Z[1t[+Š[Ò[#ò[\$3\X\x\'–\(Ÿ\+ç\#]7]W]/q]/Ą]HŃ]^9^)K^u^(’^ »^Ü^ù^! _1-___w_"—_5ș_5đ_&`#C`8g` `·`Ő`2î`"!aDa^ara ‚aŁa6»a&òab%7b5]b9“bÍbàböbc.cGMc!•c·cŚcścd5dTd-sd*Ąd-Ìd,úd,'e<Te!‘e#łe&Śețef0f+If3uf7©fAáf#g ;g"\g%g*„g1Đg.h31hAeh1§hÙh%öh<iYixi7iÈiÙi,éi)j<@j0}j źj-Ïj$ęj"k0;kAlkBźkEńk>7l7vl(źl'Ślÿl)m4;m6pmp§mo&5o*\o‡oŽp#©p$Ípòp"tq=—q+Őq(r *r7Kr$ƒršr4Ár8ör1/vav €v5ĄvŚv4ævw*wEw^wgwyw–w$§wÌw%Țw xx*x;x9Xx7’x Êx/ëxy6;yry‘y#ąyÆyŐy<ćy!"z4DzCyzœzŐzEòz78{-p{3ž{3Ò{&|,-|Z€<y€'¶€FȚ€-%fS_ș'‚B‚:`‚›‚°‚<ʂ.ƒ66ƒmƒ‚ƒžƒžƒӃ1ńƒ##„8G„€„’„)«„Մô„…#…-@…n……Ą…*œ…è…'†>/†&n†•†Ș† Ɔç†ü†'‡$>‡ c‡2q‡D€‡!é‡$ ˆ/0ˆ>`ˆ*Ÿˆ=ʈ>‰=G‰8…‰Ÿ‰*ʉ(Š)1Š'[Š(ƒŠ'ŹŠDԊ(‹B‹BY‹Fœ‹Fă‹F*ŒqŒ7€Œ+žŒ3äŒ6&O3v&Ș%э'ś&ŽFŽ(^Ž#‡Ž;«ŽçŽ008>i*šEӏ01J-|)Ș-Ԑ-‘+0‘\‘Ót‘\H”-„”,ӔM•.N•!}•Ÿ•FŒ•<– @–\a–&Ÿ–1ć–6—6N—)…—'Ż—)Ś—4˜96˜:p˜6«˜câ˜ŁF™=ê™>(š<gš€š»šΚăšÿšI›Oa›6±›>è›2'œ.Zœ‰œ0›œ̜ëœ/  :[7pšƝ;à<žCYž%ž%Þ éž Ÿ ŸŸ#Ÿ @ŸțJŸOIŁ-™ŁÇŁçŁ1€&9€ `€€€#”€8Ù€$„:7„=r„°„@Ë„! Š'.Š'VŠ#~ŠFąŠ4éŠ8§W§Gw§1ż§7ń§2)š)\š†š„š?Ćš*©Y0©>Š©+É©<ő©(2Ș[Ș$yȘšžȘ/9ź.iź<˜źŐź%őź"Ż)>Ż2hŻ#›Ż3żŻ2óŻ*&°Q°1o°AĄ°&ă° ±2ł,Rł5ł!”łŚł3糎 ;Ž,\Ž‰Ž©ŽÆŽOÛŽO+”>{”.ș”)é”A¶OU¶:„¶4à¶?·MU·?Ł·Nă·O2ž4‚ž#·žhÛž*Dč4oč(€č'Íč>őč+4ș/`ș6ș"Çș4êș@»'`»Fˆ»4Ï»"Œ'Œ18ŒjŒ~Œ1—ŒÉŒäŒ4țŒ"3œ3VœŠœŸœźœ4Ëœ2ŸH3ŸE|ŸCŸJż"Qż-tż6ąż)ÙżÀ#À"=À0`À‘À4šÀ4ĘÀ*Á=Á+WÁ+ƒÁŻÁÏÁ*ïÁ?Â,ZÂm‡Â6őÂ8,Ă#eĂ;‰Ă(ĆĂ;îĂZ*Ä7…ÄbœÄ8 Ć'YĆ2ĆÆŽĆ&{Æ.ąÆ4ŃÆ?Ç1FÇ@xÇ1čÇ3ëÇ*È7JÈ<‚È'żÈ3çÈÉ!:É\É${É É/¶ÉæÉÊÊ:<Ê#wÊ3›Ê:ÏÊ3 Ë3>ËYrË-ÌË/úË8*Ì4cÌ=˜Ì'ÖÌțÌ7Í5QÍ3‡Í3»Í0ïÍ0 ÎCQÎ%•Î$»Î7àÎ&Ï?Ï0_Ï'Ï&žÏ2ßÏ5Đ*HĐsĐ(ĐčĐ!ĐĐ òĐŃ'ŃAŃ!RŃtѐњŃÁŃŚŃîŃÒ.Ò#DÒhÒ$ƒÒ2šÒÛÒűÒ(Ó1;Ó"mÓ"ÓłÓ#ĆÓ éÓôÓÔ "ÔCÔcÔ‚Ô"ŸÔ+ÂÔîÔŐŐ3Ő OŐpŐ+‰Ő”ŐŃŐïŐÖ6ÖOÖlÖ…Ö1€Ö%ÖÖ$üÖ;!Ś!]ŚŚ—Ś#±Ś'ŐŚ!ęŚ0ŰPŰ,hŰ!•Ű!·Ű7ÙŰ%Ù"7Ù%ZÙ€Ù!ÙżÙ(ȚÙ3Ú-;ÚCiÚ&­Ú&ÔÚbûÚ5^Û[”ÛXđÛ!IÜ>kÜ4ȘÜ4ßÜ7Ę9LĘI†Ę>ĐĘ>ȚNȚlȚƒŠȚ&ß75ß)mß3—ßGËßHà \à0}à:źà(éà$áž7áđá+â#1â5Uâ6‹â>Ââ=ă5?ă4uă4Șă6ßă5ä#LäApä%Čä0Űä0 ć0:ć$kć0ć$Áć0æć#æ";æ"^æ"æ€æ…Ăæ›IçLćç 2è8<è?uè&”è6Üèé-éMégé:‡é*Âé,íé/ê(JêDsê0žê#éê ëL'ë4të4©ëȚë*ôë*ìJì?èì<(í)eí%í#”í%Ùí+ÿí+î'Jî1rî,€î,ŃîCțî9BïE|ïEÂï9đ)Bđlđ Šđ(«đÔđóđ,ń!<ń ^ń)ń*©ń(ÔńQęń%Oò$uò"šò<œò'úò&"ó-Ió,wó6€ó-Ûó* ô4ôGRô(šô3Ăô9śô1őHő<aő:žő:Ùő.ö(Cölö{öŠö*šöÓö)ïö&ś)@ś(jś4“śAÈś) ű)4ű-^ű9Œű6ÆűGęű0Eù%vù(œùĆù5ăù3úMú7^ú&–ú œú?Țú+û'Jû0rûŁû·ûÌûâûűû ü9!ü[ü,vü&ŁüÊü èü*ôü&ę Fęgę†ęŁęÀęmĘęKțkț‹ț'«ț Óț7ôțA,ÿnÿ%†ÿGŹÿQôÿ7F~?™HÙ6"Ys'ˆ*°!Û%ę!#IE©6Ÿ,ő"KAŹ1É-ûv)/ 0Đ>C@8„!œ(ß+547ją(Â+ë-6E>|*»Væ,=j‡ĄșŐî & 6> u Œ %š Î )á ' =3 #q $• #ș Ț ę - H 2a $” )č ă ö p  -œ +Ê $ö " -> :l 7§ /ß -Jf*z!„Ç)ç>3PI„HÎ#6+Z+†6Č5é'3G#{Ÿ#»ßù2'Go†žŰóD5U‹Š œ.Ț( 6/H&x+ŸËáü6ETIšIäJ.Jy<Ä<>>h};æO"LrLżJ JWRąQő"G!jŒ,Ź!Ù-û#).M |ˆJ Ië)5!_.°żÙê= ,G@tG”8ę86oŽ%źÔ,ì-$Gl3„#ž+Ü )" $L <q  ź 1Ï ,!(.!2W!$Š!0Ż!Bà!#"?")\"*†"!±"5Ó"* #4#:O#*Š#*”#/à#F$"W$z$’$Ź$Â$Û$ù$G%/[%‹%? %†à%1g&A™&Û&đ&'%'4>'#s'%—'.œ'&ì'&(2:(>m($Ź(Ń('è(!)=2)p)Š)2Š)1Ù)% *+1*]*.w*3Š**Ú*)+/+1J+3|+…°+B6,By,,Œ,5é,-5?-=u-0ł-#ä-,.A5.'w.Ÿ."œ.3à.M/(b/0‹/%Œ/1â/H0]0:z0&”0!Ü0;ț0:1+W19ƒ11œ1=ï1$-2;R2Ž2(«23Ô2@3AI39‹3+Ć37ń3))49S4*4-ž41æ4<57U5?55Í5;66?6v6!†6+š6Ô6đ6" 7',7&T7!{77&œ7'ä7$ 818E8$\808\Č8%9598Q95Š9'À9è9"ś9u:":*ł:2Ț:0;0B;0s;+€;Đ;(ì;-<#C<$g<"Œ<Ż<Í<1ê<=73=0k=œ='Ž=Ü=3ű=,>B>9S>1> ż>6Í>8?:=?'x? ?)ș?"ä?&@#.@R@ r@“@)Č@(Ü@+A%1A/WA,‡AŽA ÈA0ŐA0B(7B?`BM B9îB9(C9bCœC2«C ȚCÿC+DHD-bD(D0čDMêD8E2SE3†E șE5ÆEAüE;>F1zF7ŹF1äFCG7ZGF’G'ÙG#H9%H0_H HN±HIIJI2gI8šI8ÓI/ J&izšz1Èz!úz*{G{)e{?{$Ï{ô{|% |F|]| n|&{|eą|(}(1}Z}b}‚}™}+Ž})à} ~!*~L~>k~8Ș~5ă~&$@ex-“ÁÓć7öI.€'x€ €Ÿ€ʀ%ę€#-=k+ˆŽƁQă85‚!n‚‚-°‚JȚ‚K)ƒ.uƒ!€ƒ-ƃ%ôƒ„%5„.[„!Š„$Ź„<фX…;g…:Ł…4Ț…6†?J†0Š†>»†Mú†H‡.h‡(—‡<À‡-ę‡.+ˆ)ZˆB„ˆ5Ljęˆ0‰3I‰"}‰" ‰(É-ì‰'ŠBŠ_Š'rŠšŠ·ŠŚŠńŠA‹F‹)[‹5…‹»‹Ś‹&ô‹Œ#5ŒYŒ^Œ$sŒ˜Œ5žŒ_îŒ'N3v$Ș$ύ ô"Ž8ŽGXŽF ŽHçŽ60.g(–(ż&è0/@-pžœِ!ò1‘F‘+c‘6‘'Ƒ7î‘%&’L’2^’5‘’2ǒ*ú’+%“(Q“,z“J§“Jò“$=”%b”Cˆ”C̔•*.•'Y•'•$©•/Ε&ț•,%–R–"o–9’–=̖; —8F—"—&ą—3ɗę—(˜'B˜ j˜3x˜Ź˜,˘+ű˜$$™I™-b™8™7ə'š')š#Qš"uš,˜š<ƚ=›L@›E›"ӛ(ö›4œ=Tœ6’œ2ɜ5üœ625i5Ÿ2՝7ž:@ž2{žźž*Ξ(ùž1"Ÿ3TŸ,ˆŸ,”Ÿ8âŸ7 -S ) ,« ,Ű #Ą,)Ą4VĄ7‹Ą)ĂĄ0íĄ3ą4Rą(‡ą6°ą0çą'Ł9@Ł?zŁ0șŁ/ëŁ1€1M€!€8Ą€(Ú€#„%'„&M„'t„œ„=ž„)ö„! ŠDBŠ6‡Š!ŸŠEàŠ:&§>a§  §!Ź§2Χ)šB+šInš1žš@êšJ+©-v©1€©8Ö©2Ș;BȘK~Ș!ÊȘ0ìȘ+«&I«.p«6Ÿ«7Ö«?Ź!NŹ,pŹ,Ź%ÊŹ2đŹ/#­/S­-ƒ­1±­4ă­4źCMź0‘ź!Âź(äźO Ż.]Ż>ŒŻ;ËŻ?°GG°@°,Đ°$ę°:"±]±$r±%—±)œ±@ç±$(ČMČ kČ!ŒČ4źČ0ăČ7ł!Lłnł)Œł,¶ł.ăł(Ž ;Ž%\Ž#‚Ž$ŠŽ#ËŽ-ïŽ)”5G”.}”$Ź”,Ń”)ț”-(¶%V¶"|¶!Ÿ¶ Á¶"â¶)·!/·Q·l·‹·ą··=â·) ž(Jž*sž"žžÁžàžÿž!č6čQč8očšč»čÏčéčșș/șEșbșqșŒșšșÀșĘș*őș1 »SR»$Š»>Ë» ŒŒ)3Œ]ŒqŒ‘Œ.­Œ3ÜŒ#œ4œRœ4rœ%§œÍœæœŸŸ0ŸAJŸŒŸ'Ÿ$ĆŸ:êŸ:%ż4`żB•żCŰżKÀMhÀC¶À3úÀ,.Á#[ÁÁH–Á&ßÁÂ&$ÂKÂeÂ:~ÂčÂ.ÊÂ&ù Ă<Ă#TĂxĂ‘Ă«ĂŸĂ'ÓĂûĂ Ä:+Ä0fÄ—Ä°Ä-ËÄ"ùÄ Ć+=Ć4iĆžĆ%·ĆĘĆ=ùĆ#7Æ [Æ1|ÆźÆÇÆßÆęÆÇ"Ç?ÇYÇvÇ/ÇÀÇ7ĐÇÈ"È2=È.pÈ ŸÈ2­ÈàÈ*ńÈFÉcÉyÉHÉŰÉńÉ Ê#ÊCBÊ'†ÊźÊ8ÁÊRúÊ,MËzË*˜Ë4ĂË;űË4Ì&NÌu̐ÌT­ÌÍÍ"6ÍYÍ(xÍĄÍ4łÍèÍ%Î'Î$=Î/bΒΧÎ+ŸÎ7êÎ/"ÏRÏjÏ…Ï Ï»Ï-ÖÏĐ Đ,;Đ!hĐ)ŠĐŽĐÔĐ$ëĐŃ0/Ń!`Ń'‚Ń4ȘŃ4ßŃ-ÒBÒSÒ mÒ$ŽÒłÒ ÍÒ8ÛÒÓ*Ó,DÓ8qÓȘÓ!żÓáÓ!űÓÔ-Ô=Ô]ÔrÔ†Ô Ô ŻÔ ĐÔ!ńÔ#Ő7Ő SŐtŐ‘Ő±Ő'ËŐ(óŐ Ö =Ö1^Ö1Ö(ÂÖ%ëÖ*Ś<ŚWŚwŚ-“ŚÁŚÜŚûŚŰ"3Ű+VŰ‚Ű>žŰ)ĘŰ$Ù,ÙJÙ'iÙ7‘Ù6ÉÙÚÚE:Ú&€Ú(§ÚRĐÚ#ÛBÛ5`Û–Û­Û,ÄÛ'ńÛÜ(Ü9Ü0WÜ)ˆÜ,ČÜ4ßÜ4ĘIĘPĘAdĘ#ŠĘ3ÊĘțĘCȚ'[ȚLƒȚ4ĐȚ5ß+;ßgßVßÖß+ìßHàAaàŁàJ¶à+á*-á XáyáJŒá2Śá> â/Iâ(yâ9ąâ(Üâ'ă'-ăUăXuăXÎă6'äJ^ä©ä.Âä$ńä(ć?ć$Zć0ć*°ć!Ûć%ęć<#æ:`æ›æ1șæìæ!ç-&çTçGsç0»çìçèè..è!]è9èčè,Ëèűèé&é>éNé]élé ué&é#šé!Ìé'îé ê #ê0ê9êLêeê|ê…êŽê8êÖêèêśêë%ë$?ëdë|ëëŁëŸëĘë&íë.ìCì!Sìuì‰ìŸì ”ì(Âìëìí í:í Uí"bí…í2žíŃíçí ÿí îî?î Nî%oî%•î»î;Ûîï0ï9Bï|ï–ï±ïKÀï đ"đ6đ MđYđ&iđđŸđșđ&Śđ4țđB3ń&vń1ńÏńâńüńò+ò6Cò!zò,œòÉòÜòïòțòó0óDóSó-eó“ó ŠóČó ÉóÔó ćó3óó#'ôKô-eô)“ô@œô-țô,ő$Iő nőő6Źőăőÿőö0;ölö2‰öŒö8Óö ś"ś9śNśdś(yśąś4žśGíś/5űeű…ű&—űŸűĐű àűùù-ù Mù[ùGzùÂù*âù! ú/ú,Mú(zúŁú*¶ú4áú6û8Mû*†ûO±ûVüJXüEŁü3éü6ęQTę*Šę+Ńę0ęę<.ț?kțH«ț6ôț+ÿ<Aÿ;~ÿ2șÿ8íÿ"&)Is/‹ »(Ü*!.LF{eÂQ(3zź$Ê'ï-E2c,–!Ă#ć% (/X4s:š%ă$ +."Z}*•&À/ç"':6b5™%ÏDő1:l|-•ĂȚ(ű!9IO#™$œ%â* 13 9e 8Ÿ &Ű 'ÿ ' F #b † "š œ Ę ú & ; ([ $„  © 1Ê 2ü 8/ *h =“ %Ń Bś -: 7h   !Ÿ 6à 3'K0s<€HáD*eo9Ő9'Iq!ˆ0Ș&Û//2(b*‹@¶RśKJO–Qæ48m%u#›-żí A,9nBš5ë?!a(› Ä0ć2I4h*kÈ(4"]€3žRÒ3%'Y53·%ë#F5+|*šAÓ<?R(’'»-ă-$Ej/ˆž!Ôö60V#‡$«?Đ=Nf‚92Ś *!Jl@~:ż6ú16I8€čÍ1í ,= @j « 1Ă -ő  #!D!'[!5ƒ! č!Æ!Ő!-è!!" 8"GC" ‹""Ź""Ï"#ò"3#J# \#6f## ”#(Á# ê#2ö#2)$4\$B‘$BÔ$'%0?%/p%) %9Ê%9&3>&r&0‰&6ș&0ń&0"'/S'*ƒ'5ź'.ä'#( 7(X(Fo("¶(;Ù()35)!i)!‹)#­)2Ń)/*/4* d**…*9°*/ê*8+S+r+I‘+Û+&ú+&!,H,(g,<,'Í,2ő,2(-#[--—-GŻ-ś-#.3.3K.#.Ł.(Ă.ì.ț./3/:I/ „/*„/Đ/ä/ț/(0;;0w0)Ž0)ž0â0(ę0'&1)N1+x1F€1?ë1++2%W2V}20Ô213373!k3!3'Ż3AŚ3-4#G4Kk4·4#Ś4û4'5);5 e5 †5§5 Ä5ć5 6$#60H6y6™6ž6"Ó6Fö6=7&R7"y7œ7#Œ7"à7$8!(8!J8 l8(83¶8ê8.91/9-a9?9-Ï9<ę9::U:s:!“:”:@Ï:);!:;*\;A‡;1É;û;9<5S<‰<ž<ž<Ò<ç<Dü<A=:^=0™=&Ê=2ń=2$>W>*l>I—>Aá>#?63?<j?'§?(Ï?Pű?!I@k@‹@§@9Â@Qü@$NA;sAŻANÄAB.BHB_B}B-›B@ÉBA CLC$TC&yC2 C8ÓC4 DKAD<D`ÊD:+E9fE E5šE!ȚECFCDFFˆFPÏF. G0OG7€G<žG5őG0+H+\H7ˆH9ÀH;úH36I6jI3ĄI.ŐILJ>QJ#J&ŽJ'ÛJ K*K4:K*oK-šK6ÈK.ÿK'.L%VL6|L(łL/ÜL MM2M^OMźM7ÉMNN04NCeN'©NŃNFìNJ3O ~O$‹O*°O*ÛO*P41P-fP”P"ŻP<ÒP1Q4AQDvQ!»Q ĘQBțQ&ARhRBoR4ČR(çR;S0LS)}S+§SÓS*đS)T)ET2oT0ąT1ÓTUUU(oU#˜UŒU3ÎU.V/1V,aV+ŽV5șVđV W0$WUWBiW6ŹWăW,X-X:LX;‡X'ĂX ëX/ Y,Pc,c.Œc{ëc)gdA‘d3ÓdBe?JeHŠeÓe!óe)f)?fJif=ŽfAòf94g"ng-‘g;żg4ûg70hhh;oh4«hFàh='i?eiC„i0éi.j<Ij2†j:čj5ôjJ*k+uk(Ąk0Êkûk"l1lQlil-‚l,°l<Ęl<mWmlm,~m&«m'Òm/úm0*n/[n‹n9Ąn&Ûn%o(o!=o&_o%†o*ŹoŚoêo> p%Ipopˆp„pĂpàp$q%q Aq,bq0q(Àqéq'r$.r+Sr;r%»r1ár9s<Ms4Šsżs"Ùsüst1tFLt“t%Żt2Őtu!"uDu-]u‹u%§uÍu ßu)íu$v2y&hy+y(»y8äy6z!Tz,vzŁz ŽzÁzŚz%őz&{#B{$f{‹{ą{/Œ{2ì{ |)-|%W|}|3•|É|é|}}$<}#a};…}Á}È}è}"~'~D~X~l~Š~ą~"ł~dÖ~;OoDRÄc€{€‹€§€#ǀë€ę€-Hd„›·с聂'‚^A‚_ ‚ƒ ƒ7ƒ2Vƒ‰ƒ@„ƒæƒ„„7„!R„t„„©„œ„,ۄL…R…n…€…$›…À… څç…ę… †#†&9†`†q†ˆ†š†±†ʆ@ä†%‡/8‡*h‡$“‡"ž‡&ۇ.ˆ1ˆ(Dˆmˆˆˆąˆ,”ˆâˆûˆ‰.‰!I‰k‰ †‰&§‰ Ήï‰Š&Š7ŠNŠ4gŠ:œŠ8ŚŠE‹V‹/k‹*›‹ƋȚ‹ę‹/Œ*CŒ<nŒ«ŒɌćŒ6śŒ.K&j ‘Ÿȍ ʍŚîŽŽ0Ž6HŽŽ”Ž±Žˎ莏+?^'zą>ȏ'ń"< U%c)‰)ł&ʐ‘0‘%M‘s‘!“‘#”‘ّ&ő‘ ’,=’j’„’!™’»’!֒1ű’*“%I“o“"‹“ź“%Á“+ç“,”+@”2l”0Ÿ”Дđ”•"#•F•.X•‡•!€•-ƕô• ––4–J–_–u–Š– –·–ɖܖï–——*—?—T—i—|——„—»—Зæ—ü—˜'˜=˜S˜i˜˜•˜Ș˜ż˜՘阙™(™;™P™e™|™‘™©™ęà™ü™š<'šdš7vš5źšBäšB'›"j›=›<˛1œ :œ![œ }œ žœ(©œ1Ҝ7<*Z'…(­+֝'ž1*ž)\ž'†ž5źž;äž4 Ÿ(UŸ'~ŸmŠŸ . !N #p #” 0ž é ,Ą_4Ą7”Ą5ÌĄ4ą"7ąZą6ną„ą'ŽąÜąOôąDŁ6[ŁG’Ł;ÚŁ"€9€(S€$|€0Ą€KÒ€<„:[„-–„=Ä„3Š76Š,nŠ=›Š+ÙŠ!§*'§ R§(s§8œ§-Ő§š"š'9š\ašNŸš ©-.©+\©+ˆ©-Ž©)â© ȘȘ =ȘÔč Żb WŰtƒÓ6 őÌ áú Nwv„ îŹŒűqjÇ“ú Č  Y ùBÄ™Č h ]ü źaÀxçž xr Òoș fŐo *PAÛę¶QÜaÁ˜ ü m* ^âûíçy™ ï Òç “ éÄ€,Ę…óˆN·D ZDêZU [§I EKjÇ/ QÔâ ÍŁBN` l È– †l˜ „5Pç òDŸ¶ȚÄ mț)' ë•ĐÔ 2Ì ° ŽJ­œ--ˆçK ) yőRí ÚÇł/Ü·@ w —cȘȚ (ąFa–¶ "ûOš Ž Ș éă ( j„xș ś  ÿTđ DY=ęâ°J , ­   1>ĐJ ăsĘU+ ÜšQ żöÏŹ JÛA5čùăÏyÉÿW©MȘ ąEô fù/ƒ„ Ș©T± kÏŸÖŽF 9^ĐÍÍ1 (éXÁ¶6łO  I Ńî  BâWđi/ Ł:3 ,  S Áâ+‡ —B <5 š } œF h”ŸO"+ ç! mn  ÜE§Æhê Èíăą^ -D x V' 5mÛ ¶àÊ”à€ ?y| šŠnŃ Cë (T€„x4ƒog• Ő ö° »Ś#|Aę$ f t]‰[#üĄJ—eżûŁ Ë–Ő bĘ :H i ›tʘnVŐ- V}šLŠŠ†bèŚ c1šQ ‘_ j ›pDÛ ~ź yèA 9E$g <Š è\ %+qđV N:AŹ $ą­ł ŐĄ c qœ*òP …@ däˆ MŸź•Ę ČÙÄö—€V/ # Ú çh˜tpŽ)ęDĐóJ Mì ŰŃœT˜d ¶h' IÎIl “ö š” Ì ÛĂ ÊŃ „c”]:çŽQ ȚLÔ ,žą }ÓȚ™"SQk;ś•8 b. Čd ±‰m™g˜Ï áCHŒű !eï ? OđŁm\—‰rc†  č G±   Śœ Ós„ Çk I ŸŹ Á©ƒĂ- źț ^ë æ>ÈÄ gAœÂÌ]<ÖG› 8y Yà $Á fe ær7XKÌiœęZ=úw ê#U ~wí6 ÒÍ ìf },© Ł‘ «” ż‚K< 7™†œÊÊæY‚ ! % ÜŁș“ ûŒë hHäN IȘ 2|đy ’{&|șÂmÎòz Ÿ„ !ŃŠ$À }+©c‡ ” Ś©"P‰}  – Ć ˆ, oÀ e2Ä ‹ń1˜}• œò Æ „ĂŽœëE㉠@t”AłG=#ćìÖ ښћHŒÀË Ș -Üá` Ž9.ăš }Dd )}ŸI?ÿĄVl ŠC„‹ rÔ7 6 UŃ) rd ÌÿÔCf‡· ~Çê’č‰ Ÿ ŻÉÿĘ1 ń§n#«nȚ(ÀL &±œń” ȘhEzt  㠉àU œŠ!ó O „J‚E4 ˜Ï Ű §v 5 €û û Ăś@ ÌGÍa ^.č šš[țZ - Ú3ńw $Ÿ óÂ@Çìá pFÌŸ•‘K Í ™ ĘSuu}a Ś7 ąù ná áuÿ > ^Ț %± R˜Țb/ĘŠŸ;Ś Őę © B /° öš è’] T «nu Af.û M HE€” í `ÍŚ^ˆCΗ ż <Xq › (· |WViÚ 2) gX2>ßžE%Ò+löFòÖ šY Š ï‰f‡Ăí M G·Ò  € 8ć–~ 4 ä " Œ Áą "}țę §- S\+  Š w± w!ńŒ *ï pD|žsś  VĘ·e°È:KÏ Âz§.X {2]»-4ÒgŸ j ÙÓ\ł Đ·š C!Ÿ% À É m… vï &Ó# UîßûĂłÁ _ Ž  )[ ”¶ ]ZÆ - " 6ű čńŽŠúù .ț p 1üÛ wWx Rš) ” Ӂ P „ GK ĆÊ0Ęòź`?”‹6č“ŃŽ 2j .ƒ Ź RÏŰSq “ÛÒ Ù C@'‰ œ šé L ”ÉżX=ìÊ+ŻŒÈ €d g Ś[ -JŁ ń*ÈÖ­`FhĘæ H Ü«űƒ ž ’ÂȘ Uš€¶Üàő 3=ŚôĐűç D"OAĂ9˜‰ć 3”’‡yqZA Ê h; ÏH •YWŸMÉù j„SĂ Śç &VD ’Æ ä ’líˆ uh R™§Bùăï : ćR )4 0/Ÿ ì ÊąËr  H=â;Ènó­‚; @w /Èÿ @ IŽ ù  é\˃OĘ> Çüo ûM oˆ3 Žă4Î È ƒYșĐ ,Bś »ÛW ò —Ÿ—ęáö›à›ăž9țĘ 1 ? "±Ș” Quí1€ ”i o ’ r› fŻšë“'žI ű A>g Â8r Č šô1 ¶@ŒĐ=» DÖ ÈÀłz9”śzÄ% is W đe _ä k Fčž © këì#”Iq O „‘ ~ŠP  őŠÌFy 8 ËÙ ĘB" SŹÈ|æ žú ” !/ËŃ ș Ûș % ÿÿ` g  4€ I ÿ?"áŽW p U> ü ~ ·ÓvÌÖí ŒœŰ0jn3ąJ’ łÎŠ…·w΂YL™ž! 1« ÄÖŁo & è Œ ë:›ł. e d 0Dá žNˆ ČΞFŚÔK=™Ç ‚6­Ž $ ÄH† 6Ç b Ő { ŒúKŽC ĘR/Ÿ Ï5Ź Š‘°U>őÁN % “z+Ż/Ú Ö(Œ–” ”Ep_űvCW˜ È p8Ę2ûć…t‹Żą7†Ä 9L Ôj( ÿ âQ 8R ŸÎ uą ¶W Œă E bë È6r Ï € _ÁöTu@“4  țt#o ”E= i š;ŽY ŹK P kĄĄ ©*cš T bd±[œ àÄ Ł_B dq‹”Ÿ[5š R šęŠ= B:żn } ł 2°§ g cś J Ó07 űĂ Äzh š æ(G‡ŐĆʔښbôș}ïƒ>;)Đ á ù}Ű2 •T — 0ea‘ hs 4ĄÌ†”^|+łȘ\ A ( o—€4~ JQá• æüÒ‘Ył $t đ pa?Șcö s€ÍśPŰć& żš{Jű’ŰńŻ ę Ë . BŠ˜œ("<`Rç‘Cn „Ævz]Xìê€ Ë ’òH Ć ŻÛ? T ačÍŠ° ™ ę9  Ź„ Ž( * ËŠü €­Ž   ËóŁâ“ źw™ß‰ęÉ ?BœÁ > 6 ËàP Ű]9°ŻGĄ§ €Öïê  t  ô‰  v'‚ © „# D `3Ź Í çÏ Aś Q{ž Ó7“ÊŐŠ &Ł s ‚{R–ž° É‹ ߝàì œ Œ‹ Û—6 6z /6‡ Údë} q :.iZ ú;h‘ 4 ·öj Éż Ő# „­–ă„c~Šßâ ăÏ őž*7ž ÿ 7 Éș. üXP Țy «d&‚‡A Í Œƒ ‹zFÜ 4űĄ Z¶k 'm X ĄŒű NU läxJE WÉ 6N ÛÖ żž đ aìg  'k Ùu ‰1 ™a Č ć–ŽL Ùep.y 4 :ž!!‡v ż œ ìÌ"G š ź Ć ÀVćà ÄĆêBC + G ő őŽ )[ yæZ[ Ž€gĂ65· Ÿ%of»ÉÓ À đĂ ŸÚ aç } șM NUŚûÙ) Ÿà  /é0ÓŚ ˆûȚ țvLŠ't·Im †±% :  <€» V E g8\Ő1 žÚČÖ W źß­MÈ Ì »ČžăÄÙäs Îeą„¶  Œ;e ž!èn  1î¶KĂ x Ćàß ™! çö` ù òÜ É ê $Œ™~ Ô šžI< ^ l LùŰ I o] Ÿ ) țö æ„  ÆŐ Ç YÔ GȚ @~-S ę \•Ăő H6† –Y=Ó † s‰€ Ê ùò É_kgG Ț[ —Ɓ ì żŒ ő r ,đ ±f«b #pY Ł °Kw@†u“§”M ŒÚË ï % ëòÙ•˜ X _ Î Œ»ÆzĐ9*ćŃ€'. ëó ’ê·iŽš ›șTœ3hł• Túœ' Xp X ïę ,h–Ő 8 ŰIŁMb&Pźž ©A_đ •ș35~Š3 ;Č| ž ± 0łÊó_fâI'}"G Źź E •đ ó Ă! 'ê $őà s0­{Á&…/ŒkÙșyÏTŸàź î1Š ź ę Š¶ _ { èK aŁÀî~Ź “ÙŃú– l[öLș41  ?~ è,źm 4! #Ž‡ôz…Ù:& ¶ Š Cő hˆv4ì  u‹śC Ì ƒ4x ĐÇü –€ Í pŒ  7”Ö[öMLä aÓ G ·4Ć  LĂœ9Ű Á Ü< ńó» »i‹Ă ùŐ ł "ć  P…5 łé{\ sçŻ » `Ü xŒ ‡W…ë ù+`m €Q)T{ ß‘9#N N ]Hf « ¶s\Ű2.^ ńéïCF Äï‘O <v }/ H  ˆ 8 úŽË‹ ôŠő5€ÚTŠ§ %'Q5 ü|ëƒń %i \ߌ ß ó «íĄžm  ô ï; X ú|Œ8ő OÏïYÖÁÆ!ČÇ{”,&„ć5ó6q? j *Á ö $­ÄÜ3 _ìđMĐˆƒcdÛ Ą±Iq3cˆ]:ę€L   qáÛÆ( \ ЗlXUđ$Q B U $č 2dû§Ç‚z _ 0Ӑ Ą7 L„ -ś ) à Ú À‚ ą ó ț c»iíiÓ^„)u‘–ĆKź‘L™ ç€úőœz>śî;§œÆŰ Â Č{ œc s» dp x ‘ '˜Ž Šá‰ó&Ú@ ]4R Țđ*±Ź°(ż Ș^WR — Ę u H™ßà æf* XßpS ïMqk> ; R #= dŸ À |b  a Zú t"Ż “ eYy ÿH ¶ź@­ŐW 0 © ȚQ ô ł ‹ț Ć1țèĆóQ„ +g?éÌ ±Oì±{û ±8€Ÿ l >( ë+… _Ü%F ß ‡ ,P[ïÉ x$ rc 0 · ž č › –Çꛓ• vŚ e– †` {èçá ué w € Q ‹ń âˆæ &š«Șò d͝˜[àÊ T ő ê 8§O]ȍŒ& g P  œ m NÏ:7Đ oȘrŚ Ž UÔ wŃč=óÏ€v S Ț ț 2 1űȘ O†ŽjÛŹ bh s ‰SMȘĆ ŚË śumÔv è ö Q/ï ÿ„fZæ tXq* )ÆcÜ S„2%ò ?b  €+> i 6Ź è†XôąąlȘ„oÜ|ę ść >ƒ°OÉá 'ˆÔ dČ0© ïÿŃ â îčŠș ž OŒű %SyÜ Z bŒ 󿊇 ­ Ó Úź ‘YfFI ž^űm ăÆ8sÌș Χ súČ H] ‰ ©­  dĘé ëíB10>ó F J$ C-9 u› rĄHŃ "äo-òN3© S:;áêž 2 ’ * &í  íźŚUœ ôkœm ƒšÏp`xê= <”ŻüsÌ, \UÇĆ Ę Â†âB ì fr 5AÏ WRŒ8< áČ. 7ș^ŠŠxÂĄÆ Ks=î $Ć{ C : ÓZ…ò % î ŃÀ Ż %6Č ÖCą†… í eŰ ‡ą k ÓM TDyû …@»ˆ; » w LÒ{ ßh B>·í ’ ë“’ !ŸÒ 7 ~óôq @ yŐ v( æj5 Ê V.è Ÿæ éŹő ù7ąB œ; ïYÚ ”Џ < ß ¶ â ô* ì û « ”ț^ń \ùYż<“‡ü(8ű†!@4‡ü Æ(ÒÀš7Đ ü ú.Ÿ Ż>w‚‚0P\Qé Àè§? 1&9 ŹnÍ   zĄ ĄÎž SĐü9œ 8!vL œ ț ĄRf NX=Ł Š [ŒC„bŽ|<" *Ń ‹ ­ƒGÍ $ = ÿZ —an Íć*wŐ ćêűžĆ‚ đ± ÿ: uŒš3ć  ćžăą {[ •FÍn»$ ć ;żr yÿúŒÍäô ŽŐgä­Z OlËY Ž Étś ä Pń ' ”°áß„<‡ń Źê+kùi0 ćv c €jéiœ )©<N ę T(lò &w 9g *,VMƒŽ_ R'8 9ìkŒ | ?Č Á ÆEŠ ë-o6é Ó śŁ ’ œHÿ žśÎ«PÈæ™ ] òàź „ ©Ÿ °â néŒ ż9 5 9 ËÍ?)p/VZu ș " dÙÊ K.ÖÆV Á,ÉžÚç'a x€Ț$ê™Ô0 7Ä 3 =­ . è,‚ XűŸ-„q bSăäGè â»đ`æ< ô  œ °©^ #æ„œä`t & ‡ FžR_Ì…· șRi ŽŃp, „ íM•Vn ù0i!Ž]ț&^ Ö mNÔč ś|é ûš-K O Ÿ*Æ Ž# kF… zÌ›2 éJÛ   ùU € v :  ç ń Š Ü™ë ~E‹:SV  W«…    ú zkJ §7ƒ °« \ We j0ac € ‘Ù č €č|›Tx‚Èźö êŁ/‹– V BĐ țŸ „Á70 D Î •Ož è țÉ9äÄZ ©Ć…  j%>êÇP”ìŠÈüv „‡”ÙÒô°  Fx 2ôć5,@‘òE ż”'±$ö‰ođèž-«[‒äƐ§ ”ż û«— Ç ł€úäé ż\~›_Ç #Ù“čŒM \ń ßæ‚ gÔZ_Ò Ò^ă Ò xȚ  ńĄ Ü’«Š L5‹»–` ÀłKk ŸE † Đ / ŻÎqz i Ű€J3«  ô nŸš _tÎĄ ŁNh x Jî Ê ú îŹ\ Œ æ ‹jŽ û e ű( È r3 őËČđ qß Ù t- Ï I?,} …Ä` ;y èâG “ 3Ù őK·~ÂĐHÛ1ÀÔÉíœŁ‘V Q7Ê<+ Ë2Æ+äÚ”NŽ‚Ń{ Æ Ű …j— ŰâȚʈ?;î D[`k , »îüÖälŻÛw›Ÿ# ĆÛ*P + ˆ j F~e• ÂȘ Ln5Dr=śr2 8ü a” lîț ˜îeÖt ÎĂA a­Ë  2±„ öŻœ ]˜Ú .À†S C ĂtŻ čs űlA—šm‚)Ò­ ÒZ§Ÿ·D] ߐT@8Ű Ï–~—#ráô í3b cîƒ Ż J"eÒ A5 „ u UUÈ Ô| ˆ ¶˜Oê oŚÙ ?« °Ç ’ÎobqȚ‹‘l Œ p ›Êń +œG| S ŒÁ ` GÔȚf [Ž%òl ›  ŐŸ ÁÀî^ 3àÒčz ˜ šš{ŽŃȘă KȘRȘYȘ`Șœ0œDœXœlœ€œœœ°œĜۜ윝(<PdxœÀԝèüž$ž@ždžˆž€žÀžܞűž Ÿ Ÿ4ŸHŸ\ŸpŸŒŸ ŸŽŸȟܟđŸ  , @ T h Œ ° Ä Ű ì ĄĄ0ĄTĄxĄ”Ą°ĄÌĄèĄgȘ'ÿÿÿÿĄȘÿÿÿÿÍȘNÿÿÿÿ+«Dÿÿÿÿ« ÿÿÿÿĄ«ÿÿÿÿ¶«+ÿÿÿÿä« ÿÿÿÿŹ ÿÿÿÿŹÿÿÿÿ@ŹÿÿÿÿbŹ ÿÿÿÿƒŹÿÿÿÿŹÿÿÿÿșŹÿÿÿÿÓŹÿÿÿÿđŹÿÿÿÿ ­#ÿÿÿÿI­ÿÿÿÿy­.ÿÿÿÿ­­ÿÿÿÿ­ÿÿÿÿÖ­ÿÿÿÿë­  ÿÿÿÿźÿÿÿÿ0źÿÿÿÿ[źÿÿÿÿŒź)ÿÿÿÿÖź.ÿÿÿÿ"Ż ÿÿÿÿ=Ż!ÿÿÿÿŻ*ÿÿÿÿŸŻ-ÿÿÿÿęŻÿÿÿÿ,°[ÿÿÿÿ™°Mÿÿÿÿű° ÿÿÿÿ±ÿÿÿÿ5±<ÿÿÿÿt± ÿÿÿÿŽ± ÿÿÿÿ·±%ÿÿÿÿß±&ÿÿÿÿČÿÿÿÿ'Č ÿÿÿÿIČ ÿÿÿÿkČÿÿÿÿƒČÿÿÿÿąČÿÿÿÿÁČ+ÿÿÿÿ łÿÿÿÿEł6 ÿÿÿÿ…łÿÿÿÿ łÿÿÿÿ¶łÿÿÿÿĐł ÿÿÿÿëłÿÿÿÿŽÿÿÿÿUŽÿÿÿÿ’Ž,ÿÿÿÿȚŽ2ÿÿÿÿ/” ÿÿÿÿL”%ÿÿÿÿ“”/ÿÿÿÿ TI CodeComposer Studio syntax compatibility mode [default is %d] [default is %s] Default: %s specify variant of SPARC architecture -bump warn when assembler switches architectures -sparc ignored --enforce-aligned-data force .long, etc., to be aligned correctly -relax relax jumps and branches (default) -no-relax avoid changing any jumps and branches %s NDS32-specific assembler options: input file : %s options passed : output file : %s target : %s time stamp : %s -no-relax don't relax relocations BPF options: CPU model options: -march=CPU[+EXT...][-EXT...] generate code for CPU, where CPU is one of: Compatibility options: -local-prefix=TEXT treat labels prefixed by TEXT as local -colonless permit colonless labels -sdcc accept SDCC specific instruction syntax -fp-s=FORMAT set single precision FP numbers format -fp-d=FORMAT set double precision FP numbers format Where FORMAT one of: ieee754 IEEE754 compatible (depends on directive) half IEEE754 half precision (16 bit) single IEEE754 single precision (32 bit) double IEEE754 double precision (64 bit) zeda32 Zeda z80float library 32 bit format math48 48 bit format from Math48 library Default: -march=z80+xyhl+infc D30V options: -O Make adjacent short instructions parallel if possible. -n Warn about all NOPs inserted by the assembler. -N Warn about NOPs inserted after word multiplies. -c Warn about symbols whose names match register names. -C Opposite of -C. -c is the default. TIC4X options: -mcpu=CPU -mCPU select architecture variant. CPU can be: 30 - TMS320C30 31 - TMS320C31, TMS320LC31 32 - TMS320C32 33 - TMS320VC33 40 - TMS320C40 44 - TMS320C44 -mrev=REV set cpu hardware revision (integer numbers). Combinations of -mcpu and -mrev will enable/disable the appropriate options (-midle2, -mlowpower and -menhanced) according to the selected type -mbig select big memory model -msmall select small memory model (default) -mregparm select register parameters (default) -mmemparm select memory parameters -midle2 enable IDLE2 support -mlowpower enable LOPOWER and MAXSPEED support -menhanced enable enhanced opcode support s12z options: constraint violations for constraint violations instructions might violate constraints might violate constraints EXTENSION is combination of (possibly "no"-prefixed): Registers will not need any prefix. Registers will require a `$'-prefix. check TLS relocation emulate output (default %s) generate ELF common symbols with STT_COMMON type generate GNU Build notes if none are present in the input generate relax relocations generate x86 used ISA and feature properties use AT&T/Intel mnemonic (AT&T syntax only) Record the cpu type -EB assemble code for a big-endian cpu -EL assemble code for a little-endian cpu -FIXDD fix data dependencies -G gpnum assemble code for setting gpsize, default is 8 bytes -KPIC generate PIC -NWARN do not print warning message when fixing data dependencies -O0 do not perform any optimizations -SCORE3 assemble code for target SCORE3 -SCORE5 assemble code for target SCORE5 -SCORE5U assemble code for target SCORE5U -SCORE7 assemble code for target SCORE7 [default] -USE_R1 assemble code for no warning message when using temp register r1 -V Sunplus release version -march=score3 assemble code for target SCORE3 -march=score7 assemble code for target SCORE7 [default] ops were: %s did you mean this? other valid variant(s): --32/--64 generate 32bit/64bit object --32/--64/--x32 generate 32bit/64bit/x32 object --MD FILE write dependency information in FILE (default none) --alternate initially turn on alternate macro syntax --compress-debug-sections[={none|zlib|zlib-gnu|zlib-gabi|zstd}] compress DWARF debug sections --debug-prefix-map OLD=NEW map OLD to NEW in debug information --defsym SYM=VAL define symbol SYM to given value --disp-size-default-22 branch displacement with unknown size is 22 bits (default) --disp-size-default-32 branch displacement with unknown size is 32 bits --divide do not treat `/' as a comment character --divide ignored --dump-config display how the assembler is configured and then exit --elf-stt-common=[no|yes] --execstack require executable stack for this object --fatal-warnings treat warnings as errors --fdpic generate an FDPIC object file --fix-v4bx Allow BX in ARMv4 code --gcodeview generate CodeView debugging information --gdwarf- generate DWARF debugging information. 2 <= <= 5 --gdwarf-cie-version= generate version 1, 3 or 4 DWARF CIEs --gdwarf-sections generate per-function section names for DWARF line information --generate-missing-build-notes=[no|yes] --gsframe- generate SFrame version information. 3 == --gsframe[={no|yes}] whether to generate SFrame stack trace information (default: %s) Default version emitted is V3 --gstabs generate STABS debugging information --gstabs+ generate STABS debug info with GNU extensions --hash-size= ignored --help show all assembler options --info don't suppress information messages --itbl INSTTBL extend instruction set to include instructions matching the specifications defined in file INSTTBL --listing-cont-lines set the maximum number of continuation lines used for the output data column of the listing --listing-lhs-width set the width in words of the output data column of the listing --listing-lhs-width2 set the width in words of the continuation lines of the output data column; ignored if smaller than the width of the first line --listing-rhs-width set the max width in characters of the lines from the source file --m32bit-doubles [default] --m32bit-doubles [default] --m64bit-doubles --m64bit-doubles Source code uses 64-bit doubles --march= Generate code for . Valid choices for are v0_v10, v10, v32 and common_v10_v32. --mbig-endian-data --mcpu= --mg10 Enable support for G10 variant --mg13 Selects the G13 core. --mg14 Selects the G14 core [default] --mint-register= --mlittle-endian-data [default] --mno-allow-string-insns --mpid --mrelax --mrelax Enable link time relaxation --mrl78 Alias for --mg14 --msmall-data-limit --multibyte-handling= what to do with multibyte characters encountered in the input --muse-conventional-section-names --muse-renesas-section-names [default] --no-info suppress information messages --no-underscore User symbols do not have any prefix. --nocompress-debug-sections don't compress DWARF debug sections --noexecstack don't require executable stack for this object --pic Enable generation of position-independent code. --reduce-memory-overheads ignored --scfi=experimental Synthesize DWARF CFI for hand-written asm (experimental support) --sectname-subst enable section name substitution sequences --size-check=[error|warning] ELF .size directive check (default --size-check=error) --statistics print various measured statistics from execution --strip-local-absolute strip local absolute symbols --target-help show target specific options --traditional-format Use same format as native assembler when possible --underscore User symbols are normally prepended with underscore. --version print assembler version number and exit --warn don't suppress warnings -D produce assembler debugging messages -EB assemble code for a big-endian cpu -EB assemble for a big endian system (default) -EL assemble for a little endian system -EB -mbig-endian generate big-endian output -EB,-big produce big endian code and data -EL assemble code for a little-endian cpu -EL -mlittle-endian generate little-endian output -EL, -mel or -little Produce little endian output -EB, -meb or -big Produce big endian output -mpic Generate PIC -mno-fp-as-gp-relax Suppress fp-as-gp relaxation for this file -mb2bb-relax Back-to-back branch optimization -mno-all-relax Suppress all relaxation for this file -EL,-little produce little endian code and data -I DIR add DIR to search list for .include directives -Ip synonym for -ignore-parallel-conflicts -J don't warn about signed overflow -K warn when differences altered for long displacements -KPIC generate PIC -L, --keep-locals keep local symbols (e.g. starting with `L') -M, --mri assemble in MRI compatibility mode -N Warn when branches are expanded to jumps. -O try to optimize code. Implies -parallel -O1, Optimize for performance -Os Optimize for space -Q ignored -Q ignored -V print assembler version number -Q ignored -V print assembler version number -EB/-EL generate big-endian/little-endian code --32/--64 generate 32bit/64bit code -Qy, -Qn ignored -V print assembler version number -k ignored -R fold data section into text section -V print assembler version number -Qy, -Qn ignored -W, --no-warn suppress warnings -Wnp synonym for -no-warn-explicit-parallel-conflicts -Wnuh synonym for -no-warn-unmatched-high -Wp synonym for -warn-explicit-parallel-conflicts -Wuh synonym for -warn-unmatched-high -X ignored -Z generate object file even after errors -c print a warning if a comment is found -f skip whitespace and comment preprocessing -fixed-special-register-names Allow only the original special register names. -force2bsr -mforce2bsr transform jbsr to bsr -fpic -pic generate position-independent code -g, --gen-debug generate debugging information -globalize-symbols Make all symbols global. -gnu-syntax Turn off mmixal syntax compatibility. -h, -H Don't execute, print this help text. Deprecated. -h-tick-hex Support H'00 style hex constants -ignore-parallel-conflicts do not check parallel instructions -jsri2bsr -mjsri2bsr transform jsri to bsr -linker-allocated-gregs If there's no suitable GREG definition for the operands of an instruction, let the linker resolve. -m%s%s -m32r disable support for the m32rx instruction set -m32r2 support the extended m32r2 instruction set -m32rx support the extended m32rx instruction set -m4byte-align Mark the binary as using 32-bit alignment (default) -m8byte-align Mark the binary as using 64-bit alignment -mEA -mbarrel-shifter -mbarrel_shifter -mcrc -mdsp-packa -mdsp_packa -mdvbf -mld-extension-reg-mask -mlock -mmac-24 -mmac-d16 -mmac_24 -mmac_d16 -mmin-max -mmin_max -mmul64 -mno-mpy -mnorm -mrtsc -msimd -mswap -mswape -mtelephony -muser-mode-only -mxy -mN - do not insert NOPs after changing interrupts (default) -mQ - enable relaxation at assembly time. DANGEROUS! -mP - enable polymorph instructions -mU - for an instruction which changes interrupt state, but where it is not known how the state is changed, do not warn/insert NOPs -mY - do not warn about missing NOPs after changing interrupts -m[no-]%-17sEnable/Disable %s -mach= Set the H8300 machine type to one of: h8300h, h8300hn, h8300s, h8300sn, h8300sx, h8300sxn -madd-bnd-prefix add BND prefix for all valid branches -malign-branch-boundary=NUM (default: 0) align branches within NUM byte boundary -malign-branch-prefix-size=NUM (default: 5) align branches with NUM prefixes per instruction -malign-branch=TYPE[+TYPE...] (default: jcc+fused+jmp) TYPE is combination of jcc, fused, jmp, call, ret, indirect specify types of branches to align -mall-ext Turn on all extensions and instructions support -mall-opcodes accept all AVR opcodes, even if not supported by MCU -mno-skip-bug disable warnings for skipping two-word instructions (default for avr4, avr5) -mno-wrap reject rjmp/rcall instructions with 8K wrap-around (default for avr3, avr5) -mrmw accept Read-Modify-Write instructions -mlink-relax generate relocations for linker relaxation (default) -mno-link-relax don't generate relocations for linker relaxation. -mgcc-isr accept the __gcc_isr pseudo-instruction. -mno-dollar-line-separator do not treat the $ character as a line separator. -mamd64 accept only AMD64 ISA [default] -march=ARCH select architecture ARCH: -march=ARCH enable instructions from architecture ARCH -march=CPU[,+EXTENSION...] generate code for CPU and EXTENSION, CPU is one of: -march=ms1-16-002 allow ms1-16-002 instructions (default) -march=ms1-16-003 allow ms1-16-003 instructions -march=ms1-64-001 allow ms1-64-001 instructions -march=ms2 allow ms2 instructions -mavxscalar=[128|256] (default: 128) encode scalar AVX instructions with specific vector length -mbig-endian generate big-endian code -mbig-obj generate big object files -mbranch-stub enable branch stubs for PC-relative calls -mbranches-within-32B-boundaries align branches within 32 byte boundary -mcache enable cache prefetch instruction -mcp enable coprocessor instructions -mcpu= specify the name of the target CPU -mcpu=CPU select processor CPU: -mdata-region={none|lower|upper|either} - select region data will be placed in. -mdollar-hex the prefix '$' instead of '0x' is used to indicate literal hexadecimal constants -mdsbt code uses DSBT addressing -mdsp enable DSP instructions -medsp enable enhanced DSP instructions -melrw enable extended lrw (CK800 only) -mevexlig=[128|256|512] (default: 128) encode scalar EVEX instructions with specific vector length -mevexrcig=[rne|rd|ru|rz] (default: rne) encode EVEX instructions with specific EVEX.RC value for SAE-only ignored instructions -mevexwig=[0|1] (default: 0) encode EVEX instructions with specific EVEX.W value for EVEX.W bit ignored instructions -mextension enable extension opcode support -mfdpic assemble for the FDPIC ABI -mfence-as-lock-add=[no|yes] (default: no) encode lfence, mfence and sfence as lock addl $0x0, (%%{re}sp) -mfloat-abi=ABI select float ABI: -mgcc-abi Mark the binary as using the old GCC ABI -mhard-float enable hard float instructions -mhard-float Mark the binary as using FP insns (default for e2v3 and up) -mindex-reg support pseudo index registers -mintel64 accept only Intel64 ISA -mip2022 restrict to IP2022 insns -mip2022ext permit extended IP2022 insn -mistack enable interrupt stack instructions -ml - enable large code model -mlabr -mliterals-after-br emit literals after branch instructions -mlaf -mliterals-after-func emit literals after each function -mlfence-after-load=[no|yes] (default: no) generate lfence after load -mlfence-before-indirect-branch=[none|all|register|memory] (default: none) generate lfence before indirect near branch -mlfence-before-ret=[none|or|not|shl|yes] (default: none) generate lfence before ret -mlittle-endian generate little-endian code -mljump transform jbf, jbt, jbr to jmpi (CK800 only) -mmnemonic=[att|intel] -mmp enable multiprocessor instructions -mn - insert a NOP after changing interrupts -mnaked-reg don't require `%%' prefix for registers -mno-bcond17 disable b disp17 instruction -mno-branch-stub -mno-dsbt code does not use DSBT addressing -mno-elrw -mno-fdpic/-mnopic disable -mfdpic -mno-istack -mno-labr -mnoliterals-after-br -mno-laf -mno-literals-after-func -mno-ljump -mno-pic code addressing is position-dependent -mno-stld23 disable st/ld offset23 instruction -mnolrw -mno-lrw implement lrw as movih + ori -momit-lock-prefix=[no|yes] (default: no) strip all lock prefixes -moperand-check=[none|error|warning] (default: warning) check operand combinations for validity -mpic code addressing is position-independent -mpid=far code uses position-independent data addressing, GOT accesses use far DP addressing -mpid=near code uses position-independent data addressing, GOT accesses use near DP addressing -mpid=no code uses position-dependent data addressing -mreg-prefix=PREFIX set a prefix used to indicate register names (default none) -mrelax Enable relaxation -mrelax enable relaxation -mrelax-relocations=[no|yes] -mrh850-abi Mark the binary as using the RH850 ABI (default) -msecurity enable security instructions -mshared disable branch optimization for shared code -msilicon-errata=[,...] - enable fixups for silicon errata -msilicon-errata-warn=[,...] - warn when a fixup might be needed supported errata names: cpu4, cpu8, cpu11, cpu12, cpu13, cpu19 -msoft-float Mark the binary as not using FP insns (default for pre e2v3) -msse-check=[none|error|warning] (default: none) check SSE instructions -msse2avx encode SSE instructions with VEX prefix -msyntax=[att|intel] (default: att) use AT&T/Intel syntax -mthin-add-sub Convert a pair of R_LARCH_ADD32/64 and R_LARCH_SUB32/64 to R_LARCH_32/64_PCREL as much as possible The option does not affect the generation of R_LARCH_32_PCREL relocations in .eh_frame -mignore-start-align Ignore .align if it is at the start of a section. This option can't be used when partial linking (ld -r). -mtls-check=[no|yes] -mtrust enable trust instructions -mtune=CPU optimize for CPU, CPU is one of: -mu - for an instruction which changes interrupt state, but where it is not known how the state is changed, warn/insert NOPs (default) -mn and/or -my are required for this to have any effect -muse-unaligned-vector-move encode aligned vector move as unaligned vector move -mv850 The code is targeted at the v850 -mv850e The code is targeted at the v850e -mv850e1 The code is targeted at the v850e1 -mv850e2 The code is targeted at the v850e2 -mv850e2v3 The code is targeted at the v850e2v3 -mv850e2v4 Alias for -mv850e3v5 -mv850e3v5 The code is targeted at the v850e3v5 -mvdsp enable vector DSP instructions -mvexwig=[0|1] (default: 0) encode VEX instructions with specific VEX.W value for VEX.W bit ignored instructions -mwarn-signed-overflow Warn if signed immediate values overflow -mwarn-unsigned-overflow Warn if unsigned immediate values overflow -mx86-used-note=[no|yes] -my - warn about missing NOPs after changing interrupts (default) -n do not optimize code alignment -O{012s} attempt some code optimizations -q quieten some warnings -nIp synonym for -no-ignore-parallel-conflicts -no-bitinst disallow the M32R2's extended bit-field instructions -no-expand Do not expand GETA, branches, PUSHJ or JUMP into multiple instructions. -no-force2bsr -mno-force2bsr -no-ignore-parallel-conflicts check parallel instructions for -no-jsri2bsr -mno-jsri2bsr -no-merge-gregs Do not merge GREG definitions with nearby values. -no-pad-sections do not pad the end of sections to alignment boundaries -no-parallel disable -parallel -no-predefined-syms Do not provide mmixal built-in constants. Implies -fixed-special-register-names. -no-warn-explicit-parallel-conflicts do not warn when parallel -no-warn-unmatched-high do not warn about missing low relocs -nocpp ignored -nosched disable scheduling restrictions -o OBJFILE name the object-file output OBJFILE (default a.out) -parallel try to combine instructions in parallel -relax Create linker relaxable code. -s ignored -w ignored -warn-explicit-parallel-conflicts warn when parallel instructions -warn-unmatched-high warn when an (s)high reloc has no matching low reloc -x Do not warn when an operand to GETA, a branch, PUSHJ or JUMP is not known to be within range. The linker will catch any errors. Implies -linker-allocated-gregs. -xauto automagically remove dependency violations (default) -xnone turn off dependency violation checking -xdebug debug dependency violation checker -xdebugn debug dependency violation checker but turn off dependency violation checking -xdebugx debug dependency violation checker and turn on dependency violation checking @FILE read options from FILE %s; (default) *input_line_pointer == '%c' 0x%02x AArch64-specific assembler options: ARM-specific assembler options: Blackfin specific assembler options: FR30 specific command line options: GNU assembler version %s (%s) using BFD version %s. H8300-specific assembler options: M32C specific command line options: M32R specific command line options: MMIX-specific command line options: Meta specific command line options: MicroBlaze specific assembler options: RL78 specific command line options: RX specific command line options: Score-specific assembler options: V850 options: XSTORMY16 specific command line options: Z8K options: -z8001 generate segmented code -z8002 generate unsegmented code -linkrelax create linker relaxable code branch relocation truncate (0x%x) [-2^9 ~ 2^9-1] branch relocation truncate (0x%x) [-2^19 ~ 2^19-1] branch relocation truncate (0x%x) [-2^9 ~ 2^9-1]!%s does not use a sequence number!samegp reloc against symbol without .prologue: %s"%u" (instance number %u of a %s label)".else" without matching ".if"".elseif" after ".else"".elseif" without matching ".if"".endif" without ".if"# Example of `%s' instructions .sect .text _start: # bars register# conflicts length#4 not valid on H8/300.###$DPR_BYTE not supported in this context$DPR_GOT not supported in this context$DPR_HWORD not supported in this context$DPR_WORD not supported in this context$DSBT_INDEX must be used with __c6xabi_DSBT_BASE$DSBT_INDEX not supported in this context$GOT not supported in this context$PCR_OFFSET not supported in this context$dbg and $depc are disabled when DEBUG is off$hi and $lo are disabled when MUL and DIV are off$mb0, $me0, $mb1, and $me1 are disabled when COP is off%% operator needs absolute expression%%%s() must be outermost term in expression%%hi16/%%lo16 only applies to .short or .hword%%hi8 only applies to .byte%d error%d errors%d warning%d warnings%s %s -- `%s'%s -- statement `%s' ignored%s NOP inserted%s `%s' already has an alias `%s'%s argument must be a string%s at operand %d -- `%s'%s directive has no name%s for `%s'%s for instruction '%s'%s howto doesn't match size/pcrel in gas%s instruction does not accept a .b suffix%s instruction, operand %d doesn't match%s is enabled by vle flag%s is not used for the selected target%s may not occupy the delay slot of another branch insn.%s must be %d at operand %d -- `%s'%s must have a constant value%s not disabled by vle flag%s not supported in MIPS16 mode%s offset %d out of range %d to %d%s out of range %d to %d at operand %d -- `%s'%s register same as write-back base%s relocations do not fit in %d byte%s relocations do not fit in %d bytes%s relocations do not fit in %u byte%s relocations do not fit in %u bytes%s requires value 0-2 as operand 1%s second argument cannot be a negative number %d%s symbol recursion stopped at second appearance of '%s'%s unsupported%s unsupported as instruction fixup%s unsupported on this instruction%s used for a symbol not defined in the same file%s without %s%s%d-%s%d expected at operand %d -- `%s'%s, %s, generating bad object file %s, treating warnings as errors%s: attempt to rotate the PC register%s: global symbols not supported in common sections%s: no such section%s: output of 1st instruction is the same as an input to 2nd instruction - is this intentional ?%s: output of 2nd instruction is the same as an input to 1st instruction - is this intentional ?%s: total time in assembly: %ld.%06ld %s: unable to finalize relocations%s: unexpected function type: %d%s: unrecognized processor name%s: would close weakref loop: %s%s:%u: add %d%s at 0x%llx to align %s within %d-byte boundary %s:%u: add %d%s-byte nop at 0x%llx to align %s within %d-byte boundary %s:%u: add additional %d%s at 0x%llx to align %s within %d-byte boundary %s:%u: bad return from bfd_install_relocation: %x%s; using default for `%s'%u-byte relocation cannot be applied to %u-byte field'%.*s' instruction not at start of execute packet'%.*s' instruction not in a software pipelined loop'%.*s' instruction not supported on this architecture'%.*s' instruction not supported on this functional unit'%.*s' instruction not supported on this functional unit for this architecture'%s' can't be a weak_definition (currently only supported in sections of type coalesced)'%s' can't be a weak_definition (since it is undefined)'%s' is not repeatable. Resulting behavior is undefined.'%s' is only available in DD2.0 or higher.'%s' may not be bundled with other instructions.'%s' only supports RIP-relative address'%s' previously declared as '%s'.'%s': only the NOP instruction can be issued in parallel on the m32r')' required',' expected'APSR', 'CPSR' or 'SPSR' expected'ASR' required'H' modifier only valid for accumulator registers'L' modifier not valid for this instruction'LSL' or 'ASR' required'LSL' required'MFC_RdTagMask' (channel 12) is only available in DD2.0 or higher.'P', 'N' or 'Z' flags may only be specified when accumulating'ROR' shift is not permitted'SPU_RdEventMask' (channel 11) is only available in DD2.0 or higher.'UXTW' not allowed here'UXTW' required'[' expected'[' expected after PLD mnemonic'[' expected after PLI mnemonic'\%c' in quoted symbol name; behavior may change in the future']' expected'd' register must be in range 0-15'q' register must be in range 0-7'rsp' register cannot be used's' register must be in range 0-31'||' after predicate'||' not followed by instruction'||^' without previous SPMASK'}' expected at end of 'option' field(PC)+ unpredictable(Requires %s; requested architecture is %s.)(default: att) (default: intel) (default: no) (default: yes) (plt) is only valid on branch targets(unknown)*-%s conflicts with the other architecture options, which imply -%s-(PC) unpredictable-- unterminated string--absolute-literals option not supported in this Xtensa configuration--compress-debug-sections=%s is unsupported--compress-debug-sections=zstd: gas is not built with zstd support--density option is ignored--fdpic generate an FDPIC object file --generics is deprecated; use --transform instead--gstabs is not supported for ia64--no-density option is ignored--no-generics is deprecated; use --no-transform instead--no-relax is deprecated; use --no-transform instead--no-underscore is invalid with a.out format--nops needs a numeric argument--pic is invalid for this object format--relax is deprecated; use --transform instead-32 create 32 bit object file -64 create 64 bit object file -32 create o32 ABI object file%s -64 create 64 ABI object file%s -EL generate code for a little endian machine -EB generate code for a big endian machine --little-endian-data generate code for a machine having big endian instructions and little endian data. -G may not be used in position-independent code-G may not be used with SVR4 PIC code-G may not be used with abicalls-G n Put data <= n bytes in the small data area -G not supported in this configuration-K PIC set EF_PPC_RELOCATABLE_LIB in ELF flags -KPIC generate PIC -V print assembler version number -undeclared-regs ignore application global register usage without appropriate .register directive (default) -no-undeclared-regs force error on application global register usage without appropriate .register directive --dcti-couples-detect warn when an unpredictable DCTI couple is found -q ignored -Qy, -Qn ignored -s ignored -KPIC, -call_shared generate SVR4 position independent code -call_nonpic generate non-PIC code that can operate with DSOs -mvxworks-pic generate VxWorks position independent code -non_shared do not generate code that can operate with DSOs -xgot assume a 32 bit GOT -mpdr, -mno-pdr enable/disable creation of .pdr sections -mshared, -mno-shared disable/enable .cpload optimization for position dependent (non shared) code -mabi=ABI create ABI conformant object file for: -Qy, -Qn ignored -R option not supported on this target.-TSO use Total Store Ordering -PSO use Partial Store Ordering -RMO use Relaxed Memory Ordering -V print assembler version number -a32 generate ELF32/XCOFF32 -a64 generate ELF64/XCOFF64 -l use 1 word for refs to undefined symbols [default 2] -pic, -k generate position independent code -S turn jbsr into jsr --pcrel never turn PC-relative branches into absolute jumps --register-prefix-optional recognize register names without prefix character --bitwise-or do not treat `|' as a comment character --base-size-default-16 base reg without size is 16 bits --base-size-default-32 base reg without size is 32 bits (default) --disp-size-default-16 displacement with unknown size is 16 bits --disp-size-default-32 displacement with unknown size is 32 bits (default) -m403 generate code for PowerPC 403 -m405 generate code for PowerPC 405 -m440 generate code for PowerPC 440 -m464 generate code for PowerPC 464 -m476 generate code for PowerPC 476 -m601 generate code for PowerPC 601 -m7400, -m7410, -m7450, -m7455 generate code for PowerPC 7400/7410/7450/7455 -m750cl, -mgekko, -mbroadway generate code for PowerPC 750cl/Gekko/Broadway -m821, -m850, -m860 generate code for PowerPC 821/850/860 -mCPU equivalent to -march=CPU -mtune=CPU. Deprecated. -no-mCPU don't generate code specific to CPU. For -mCPU and -no-mCPU, CPU must be one of: -mPIC Mark generated file as using large position independent code -m[no-]%-16s enable/disable %s architecture extension -ma2 generate code for A2 architecture -maltivec generate code for AltiVec -many generate code for any architecture (PWR/PWRX/PPC) -march=%s is not compatible with the selected ABI-march= set architecture -mcpu= set cpu [default %s] -mbig, -mbig-endian, -be generate code for a big endian machine -mbooke generate code for 32-bit PowerPC BookE -mcell generate code for Cell Broadband Engine architecture -mcom generate code for Power/PowerPC common instructions -mcpu= Specify the CPU version -mcpu={fr500|fr550|fr400|fr405|fr450|fr300|frv|simple|tomcat} -mcrc generate CRC instructions -mno-crc do not generate CRC instructions -mdialect=%s is not valid. Expected normal or pseudoc-mdouble Mark generated file as using double precision FP insns -mdsp generate DSP instructions -mno-dsp do not generate DSP instructions -mdspr2 generate DSP R2 instructions -mno-dspr2 do not generate DSP R2 instructions -mdspr3 generate DSP R3 instructions -mno-dspr3 do not generate DSP R3 instructions -mdword Mark generated file as using a 8-byte stack alignment -me Redirect errors to a file -me300 generate code for PowerPC e300 family -me500, -me500x2 generate code for Motorola e500 core complex -me500mc, generate code for Freescale e500mc core complex -me500mc64, generate code for Freescale e500mc64 core complex -me5500, generate code for Freescale e5500 core complex -me6500, generate code for Freescale e6500 core complex -memb set PPC_EMB bit in ELF flags -merrors-to-file -mfar-mode | -mf Use extended addressing -mfdpic Assemble for the FDPIC ABI -mfix-loongson2f-jump work around Loongson2F JUMP instructions -mfix-loongson2f-nop work around Loongson2F NOP errata -mfix-loongson3-llsc work around Loongson3 LL/SC errata -mno-fix-loongson3-llsc disable work around Loongson3 LL/SC errata -mfix-vr4120 work around certain VR4120 errata -mfix-vr4130 work around VR4130 mflo/mfhi errata -mfix-24k insert a nop after ERET and DERET instructions -mfix-cn63xxp1 work around CN63XXP1 PREF errata -mfix-r5900 work around R5900 short loop errata -mgp32 use 32-bit GPRs, regardless of the chosen ISA -mfp32 use 32-bit FPRs, regardless of the chosen ISA -msym32 assume all symbols have 32-bit values -O0 do not remove unneeded NOPs, do not swap branches -O, -O1 remove unneeded NOPs, do not swap branches -O2 remove unneeded NOPs and swap branches --trap, --no-break trap exception on div by 0 and mult overflow --break, --no-trap break exception on div by 0 and mult overflow -mfix-loongson3-llsc work around Loongson3 LL/SC errata -mno-fix-loongson3-llsc disable work around Loongson3 LL/SC errata, default -mfix-loongson3-llsc work around Loongson3 LL/SC errata, default -mno-fix-loongson3-llsc disable work around Loongson3 LL/SC errata -mfpr-32 Mark generated file as only using 32 FPRs -mfpr-64 Mark generated file as using all 64 FPRs -mfuture generate code for 'future' architecture -mginv generate Global INValidate (GINV) instructions -mno-ginv do not generate Global INValidate instructions -mgpr-32 Mark generated file as only using 32 GPRs -mgpr-64 Mark generated file as using all 64 GPRs -mhard-float allow floating-point instructions -msoft-float do not allow floating-point instructions -msingle-float only allow 32-bit floating-point operations -mdouble-float allow 32-bit and 64-bit floating-point operations --[no-]construct-floats [dis]allow floating point values to be constructed --[no-]relax-branch [dis]allow out-of-range branches to be relaxed -mignore-branch-isa accept invalid branches requiring an ISA mode switch -mno-ignore-branch-isa reject invalid branches requiring an ISA mode switch -mnan=ENCODING select an IEEE 754 NaN encoding convention, either of: -minsn32 only generate 32-bit microMIPS instructions -mno-insn32 generate all microMIPS instructions -mips1 generate MIPS ISA I instructions -mips2 generate MIPS ISA II instructions -mips3 generate MIPS ISA III instructions -mips4 generate MIPS ISA IV instructions -mips5 generate MIPS ISA V instructions -mips32 generate MIPS32 ISA instructions -mips32r2 generate MIPS32 release 2 ISA instructions -mips32r3 generate MIPS32 release 3 ISA instructions -mips32r5 generate MIPS32 release 5 ISA instructions -mips32r6 generate MIPS32 release 6 ISA instructions -mips64 generate MIPS64 ISA instructions -mips64r2 generate MIPS64 release 2 ISA instructions -mips64r3 generate MIPS64 release 3 ISA instructions -mips64r5 generate MIPS64 release 5 ISA instructions -mips64r6 generate MIPS64 release 6 ISA instructions -march=CPU/-mtune=CPU generate code/schedule for CPU, where CPU is one of: -mips16 generate mips16 instructions -no-mips16 do not generate mips16 instructions -mips16 cannot be used with -micromips-misa-spec=%s is not valid. Expected v1, v2, v3, v4 o xbpf-mlibrary-pic Mark generated file as using position independent code for libraries -mlibresoc generate code for Libre-SOC architecture -mlittle, -mlittle-endian, -le generate code for a little endian machine -mljump is ignored for ck801/ck802-mloongson-cam generate Loongson Content Address Memory (CAM) instructions -mno-loongson-cam do not generate Loongson Content Address Memory Instructions -mloongson-ext generate Loongson EXTensions (EXT) instructions -mno-loongson-ext do not generate Loongson EXTensions Instructions -mloongson-ext2 generate Loongson EXTensions R2 (EXT2) instructions -mno-loongson-ext2 do not generate Loongson EXTensions R2 Instructions -mloongson-mmi generate Loongson MultiMedia extensions Instructions (MMI) instructions -mno-loongson-mmi do not generate Loongson MultiMedia extensions Instructions -mmcu generate MCU instructions -mno-mcu do not generate MCU instructions -mmedia Mark generated file as using media insns -mmicromips generate microMIPS instructions -mno-micromips do not generate microMIPS instructions -mmicromips cannot be used with -mips16-mmips16e2 generate MIPS16e2 instructions -mno-mips16e2 do not generate MIPS16e2 instructions -mmsa generate MSA instructions -mno-msa do not generate MSA instructions -mmt generate MT instructions -mno-mt do not generate MT instructions -mmuladd Mark generated file as using multiply add/subtract insns -mno-dword Mark generated file as using a 4-byte stack alignment -mno-force2bsr is ignored for ck801/ck802-mno-force2bsr is ignored with -mbranch-stub-mno-pack Do not allow instructions to be packed -mno-regnames Do not allow symbolic names for registers -mnopic Disable -mpic, -mPIC, -mlibrary-pic and -mfdpic -mpack Allow instructions to be packed -mpic Mark generated file as using small position independent code -mpower10, -mpwr10 generate code for Power10 architecture -mpower11, -mpwr11 generate code for Power11 architecture -mpower4, -mpwr4 generate code for Power4 architecture -mpower5, -mpwr5, -mpwr5x generate code for Power5 architecture -mpower6, -mpwr6 generate code for Power6 architecture -mpower7, -mpwr7 generate code for Power7 architecture -mpower8, -mpwr8 generate code for Power8 architecture -mpower9, -mpwr9 generate code for Power9 architecture -mppc, -mppc32, -m603, -m604 generate code for PowerPC 603/604 -mppc64, -m620 generate code for PowerPC 620/625/630 -mppc64bridge generate code for PowerPC 64, including bridge insns -mpwr generate code for POWER (RIOS1) -mpwrx, -mpwr2 generate code for POWER/2 (RIOS2) -mregnames Allow symbolic names for registers -mrelocatable support for GCC's -mrelocatble option -mrelocatable-lib support for GCC's -mrelocatble-lib option -msmartmips generate smartmips instructions -mno-smartmips do not generate smartmips instructions -msoft-float Mark generated file as using software FP -mspe generate code for Motorola SPE instructions -mspe2 generate code for Freescale SPE2 instructions -mtitan generate code for AppliedMicro Titan core complex -mtomcat-debug Debug tomcat workarounds -mtomcat-stats Print out stats for tomcat workarounds -mvirt generate Virtualization instructions -mno-virt do not generate Virtualization instructions -mvle generate code for Freescale VLE instructions -mvsx generate code for Vector-Scalar (VSX) instructions -mxpa generate eXtended Physical Address (XPA) instructions -mno-xpa do not generate eXtended Physical Address (XPA) instructions -n32 create n32 ABI object file%s -nops=count when aligning, more than COUNT nops uses a branch -ppc476-workaround warn if emitting data to code sections -u ignored .%s outside of %s....COMMon length (%d.) < 0! Ignored..COMMon length (%ld.) <0! Ignored..COMMon length (%lu) out of range ignored.EQU must use a label.EXIT must appear within a procedure.REG expression must be a register.REG must use a label.SCOMMon length (%ld.) <0! Ignored..abiversion expression does not evaluate to a constant.abort detected. Abandoning ship..arch requires a matching --march=... option.arch stack is empty.arch: missing architecture name.arch_extension: missing architecture extension.asmfunc pseudo-op only available with -mccs flag..asmfunc repeated..asmfunc without function..base64 string must have a terminating double quote character.base64 string terminated early.base64 string terminated unexpectedly.begin [no-]density is ignored.begin directive with no matching .end directive.begin directive without a preceding .ent directive.begin directive without a preceding .file directive.begin literal is deprecated; use .literal instead.begin/.bend in different segments.bend directive names unknown symbol.bend directive without a preceding .ent directive.bend directive without a preceding .file directive.bss size %d < 0!.bss size %ld < 0!.bss size argument missing .bundle_align_mode alignment too large (maximum %u).bundle_lock is meaningless without .bundle_align_mode.bundle_lock with no matching .bundle_unlock.bundle_unlock without preceding .bundle_lock.callinfo is not within a procedure definition.cfi_endproc without corresponding .cfi_startproc.cfi_fde_data is not supported for this target.cfi_fde_data without corresponding .cfi_startproc.cfi_inline_lsda is not supported for this target.cfi_inline_lsda not valid for this frame.cfi_inline_lsda seen for frame without .cfi_lsda.cfi_lsda requires encoding and symbol arguments.cfi_personality requires encoding and symbol arguments.cfi_personality_id is not supported for this target.compiler directive missing language and version.compiler directive missing version.cpload not in noreorder section.cpu: missing cpu name.cv_%ccomp operand is an undefined symbol: %s.def pseudo-op only available with -mccs flag..def pseudo-op used inside of .def/.endef: ignored..def pseudo-op used inside of .def/.endef; ignored.dim pseudo-op used outside of .def/.endef: ignored..dim pseudo-op used outside of .def/.endef; ignored.ef with no preceding .function.end [no-]density is ignored.end directive has no name.end directive missing or unknown symbol.end directive names different symbol than .ent.end directive names unknown symbol.end directive without a preceding .ent directive.end directive without a preceding .ent directive..end directive without a preceding .file directive.end directive without matching .ent.end not in text section.end symbol does not match .ent symbol.end symbol does not match .ent symbol..end%c encountered without preceding %s.end%s without preceding .%s.endasmfunc pseudo-op only available with -mccs flag..endasmfunc without a .asmfunc..endasmfunc without function..endef pseudo-op used before .def; ignored.endef pseudo-op used outside of .def/.endef: ignored..endfunc missing for previous .func.endfunc missing for previous .proc.ent directive has no name.ent directive has no symbol.ent directive without matching .end.ent or .aent not in text section.ent or .aent not in text section..err encountered.errif expression evaluates to true.error directive invoked in source file.es without preceding .bs.fail %ld encountered.field count '%d' out of range (1 <= X <= 32).fill size clamped to %d.fmask outside of .ent.fnend directive without .fnstart.fpu: missing fpu name.frame outside of .ent.gnu_attribute %d,%d is incompatible with `%s'.gnu_attribute %d,%d is no longer supported.gnu_attribute %d,%d is not a recognized floating-point ABI.gnu_attribute %d,%d requires `%s'.gnu_subsection is only available with object attributes v2.handler directive has no name.ifeqs syntax error.incbin count zero, ignoring `%s'.inst.n operand too big. Use .inst.w instead.largecomm supported only in 64bit mode, producing .comm.linkonce is not supported for this object file format.literal not allowed inside .begin literal region.literal_position inside literal directive; ignoring.ln pseudo-op inside .def/.endef: ignored..loc before .file.loc outside of .text.loc pseudo-op inside .def/.endef: ignored..localentry expression for `%s' does not evaluate to a constant.localentry expression for `%s' is not a valid power of 2.longcall pseudo-op seen when not relaxing.longjump pseudo-op seen when not relaxing.machine stack overflow.machine stack underflow.machinemode stack overflow.machinemode stack underflow.mask outside of .ent.mask/.fmask outside of .ent.module is not permitted after generating code.module used with unrecognized symbol: %s .name directive has no symbol.name directive not in link (.link) section.object_arch: missing architecture name.option pic%d not supported.option pic%d not supported in VxWorks PIC mode.option pop with no .option push.pdesc directive has no entry symbol.pdesc directive not in link (.link) section.pdesc doesn't match with last .ent.pdesc has a bad entry symbol.popsection without corresponding .pushsection; ignored.previous without corresponding .section; ignored.profiler pseudo requires at least two operands..prologue directive without a preceding .ent directive.prologue within prologue.ref outside .csect.ref pseudo-op only available with -mccs flag..sblock may be used for initialized sections only.scl pseudo-op used outside of .def/.endef: ignored..scl pseudo-op used outside of .def/.endef; ignored.sect: subsection name ignored.set pop with no .set push.set syntax invalid .sframe not supported for target.size expression for %s does not evaluate to a constant.size pseudo-op used outside of .def/.endef: ignored..size pseudo-op used outside of .def/.endef; ignored.space repeat count is negative, ignored.space repeat count is zero, ignored.space repeat count overflow, ignored.space, .nops or .fill specifies non-absolute value.space, .nops or .fill with negative value, ignored.space/.bes repeat count is negative, ignored.space/.bes repeat count is zero, ignored.stab%c is not supported.stab%c: description field '%x' too big, try a different debug format.stab%c: ignoring non-zero other field.stab%c: missing comma.stabx of storage class stsym must be within .bs/.es.syntax %s requires command-line option `--no-underscore'.syntax %s requires command-line option `--underscore'.tag pseudo-op used outside of .def/.endef: ignored..tag pseudo-op used outside of .def/.endef; ignored.tag requires a structure tag.tag target '%s' undefined.tc not in .toc section.tc with no label.tc with storage class %d not yet supported.type pseudo-op used outside of .def/.endef: ignored..type pseudo-op used outside of .def/.endef; ignored.uleb128 only supports constant or subtract expressions.unwind_save does not support this kind of register.usect: non-zero alignment flag ignored.usepv directive has no name.usepv directive has no type.uses does not refer to a local symbol in the same section.uses pseudo-op seen when not relaxing.uses target does not refer to a local symbol in the same section.val expression is too complex.val pseudo-op used outside of .def/.endef: ignored..val pseudo-op used outside of .def/.endef; ignored.var may only be used within a macro definition.vframepsp is meaningless, assuming .vframesp was meant.vliw unavailable when VLIW is disabled..warnif expression evaluates to true.warning directive invoked in source file.word %s-%s+%s didn't fit.word case-table handling failed: table too large0x%lx: "%s" type = %ld, class = %d, segment = %d 128-bit-wide accsess not allowed on selected system register '%s'16-bit address isn't allowed in MPX instructions16-bit addressing unavailable for `%s'16-bit extension16-bit instruction is disabled: %s.16-bit jump out of range16-bit overflow (%+ld)16-bit relocation used in 8-bit operand24-bit overflow (%+ld)3-bit immediate out of range32-bit address isn't allowed in 64-bit MPX instructions.32-bit conditional branch generated32-bit element size and same destination and source operands makes instruction UNPREDICTABLE32-bit element size and same first and third operand makes instruction UNPREDICTABLE32-bit overflow (%+ld)32bit mode not supported on `%s'.6-bit displacement out of range6-bit immediate out of range62-bit relocation not yet implemented64-bit element size and same destination and source operands makes instruction UNPREDICTABLE64-bit operator src/dst register must be less than 1564bit mode not supported on `%s'.68040 and 68851 specified; mmu instructions may assemble incorrectly8-bit displacement out of range8-bit immediate out of range8-bit overflow (%+ld)8-bit relocation used in 16-bit operand8-bit signed offset out of range (%+ld): Immediate value in cbcond is out of range.: Instruction requires frs2 and frsd must be the same register: PC-relative operand can't be a constant: TLS operand can't be a constant: There are only 32 f registers; [0-31]: There are only 32 single precision f registers; [0-31]: There are only 64 f registers; [0-63]: asr number must be between 0 and 31: crypto immediate must be between 0 and 31: expected register name ccr : expected register name pc : expected register name r0-r7 : expecting %asrN: expecting crypto immediate: imm2 immediate operand out of range (0-3): invalid ASI expression: invalid ASI name: invalid ASI number: invalid cpreg name: invalid membar mask expression: invalid membar mask name: invalid membar mask number: invalid prefetch function expression: invalid prefetch function name: invalid prefetch function number: invalid siam mode expression: invalid siam mode number: non-immdiate imm2 operand: processing macro, real opcode handle not found in hash: unrecognizable ancillary state register: unrecognizable hyperprivileged register: unrecognizable privileged register:b not permitted; defaulting to :w:lower16: not allowed in this instruction:operand has too many bits:operand value(%d) too big for constraint:unknown relocation constraint size:upper16: not allowed in this instruction specify for ABI Specify a abi version could be v1, v2, v2fp, v2fpp assemble for floating point ABI Assemble for architecture could be v3, v3j, v3m, v3f, v3s, v2, v2j, v2f, v2s assemble for architecture Assemble for baseline could be v2, v3, v3m assemble for CPU assemble for DSP architecture assemble for FPU architecture Specify a FPU configuration 0: 8 SP / 4 DP registers 1: 16 SP / 8 DP registers 2: 32 SP / 16 DP registers 3: 32 SP / 32 DP registers,X